

# **FDD6676AS**

# 30V N-Channel PowerTrench® SyncFET™

### **General Description**


The FDD6676AS is designed to replace a single MOSFET and Schottky diode in synchronous DC:DC power supplies. This 30V MOSFET is designed to maximize power conversion efficiency, providing a low  $R_{\text{DS(ON)}}$  and low gate charge. The FDD6676AS includes a patented combination of a MOSFET monolithically integrated with a Schottky diode using Fairchild's monolithic SyncFET technology.


### **Applications**

- DC/DC converter
- · Low side notebook

### **Features**

- 90 A, 30 V  $R_{DS(ON)} = 5.7 \ m\Omega \ @ \ V_{GS} = 10 \ V$   $R_{DS(ON)} = 7.1 \ m\Omega \ @ \ V_{GS} = 4.5 \ V$
- Includes SyncFET schottky body diode
- Low gate charge (46nC typical)
- High performance trench technology for extremely low  $R_{\text{DS}(\text{ON})}$
- · High power and current handling capability





Absolute Maximum Ratings TA=25°C unless otherwise noted

Symbol	Parameter	·	Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage		30	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	V
I <sub>D</sub>	Drain Current - Continuous	(Note 3)	90	А
	– Pulsed	(Note 1a)	100	
P <sub>D</sub>	Power Dissipation for Single Operation	(Note 1)	70	W
		(Note 1a)	3.1	
		(Note 1b)	1.3	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperation	ture Range	−55 to +150	°C

### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	1.8	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	96	°C/W

**Package Marking and Ordering Information** 

<b>Device Marking</b>	Device	Reel Size	Tape width	Quantity
FDD6676AS	FDD6676AS	13"	12mm	2500 units
FDD6676AS	FDD6676AS_NL (Note 4)	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-Sc	ource Avalanche Ratings (Note	e 2)	1		l	1
W <sub>DSS</sub>	Drain-Source Avalanche Energy	Single Pulse, $V_{DD} = 15 \text{ V}$ , $I_D = 16 \text{A}$		108	250	mJ
I <sub>AR</sub>	Drain-Source Avalanche Current				16	Α
Off Char	acteristics		•			
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA	30			V
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 10 mA, Referenced to 25°C		31		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V			500	μΑ
		$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 125 ^{\circ}\text{C}$		11		mA
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V},  V_{DS} = 0 \text{ V}$			±100	nA
On Char	acteristics (Note 2)	•	•			
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 1$ mA	1	1.5	3	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 10 mA, Referenced to 25°C		-3.6		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 16 A V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 15 A V <sub>GS</sub> = 10 V, I <sub>D</sub> = 16 A,T <sub>J</sub> =125°C		4.7 5.8 6.7	5.7 7.1 8.4	mΩ
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5 \text{ V}, \qquad I_{D} = 16 \text{ A}$		61		S
Dvnamio	Characteristics					
C <sub>iss</sub>	Input Capacitance			2500		pF
C <sub>oss</sub>	Output Capacitance	$V_{DS} = 15 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		710		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	f = 1.0 MHz		270		pF
R <sub>G</sub>	Gate Resistance	$V_{GS} = 0 V$ , $f = 1.0 MHz$		1.6		Ω
Switchin	ng Characteristics (Note 2)					•
t <sub>d(on)</sub>	Turn-On Delay Time			12	21	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$		12	22	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		46	74	ns
t <sub>f</sub>	Turn-Off Fall Time			28	44	ns
t <sub>d(on)</sub>	Turn-On Delay Time			20	32	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$		24	38	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$		35	56	ns
t <sub>f</sub>	Turn-Off Fall Time			27	43	ns
Q <sub>g(TOT)</sub>	Total Gate Charge, Vgs = 10V			46	64	nC
Qg	Total Gate Charge, Vgs = 5V	$V_{DS} = 15 \text{ V}, \qquad I_{D} = 16 \text{ A}$		25	35	nC
$Q_{gs}$	Gate-Source Charge	$\int_{0}^{\infty} \nabla DS = 10 \text{ V}, \qquad \text{ID} = 10 \text{ A}$		7		nC
$Q_{gd}$	Gate-Drain Charge			9		nC


### **Electrical Characteristics** (continued)

T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-Source Diode Characteristics and Maximum Ratings						
Is	Maximum Continuous Drain–Source Diode Forward Current				3.5	Α
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V},  I_{S} = 3.5 \text{ A}  \text{(Note 2)}$		0.4	0.7	V
t <sub>RR</sub>	Diode Reverse Recovery Time			25		ns
I <sub>RM</sub>	Maximum Recovery Current	dI <sub>F</sub> /dt = 300A/us, I <sub>F</sub> = 16A		1.9		Α
Q <sub>RR</sub>	Diode Reverse Recovery Charge			24		nC

#### Notes:

R<sub>8JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of
the drain pins. R<sub>8JC</sub> is guaranteed by design while R<sub>8CA</sub> is determined by the user's board design.



a) R<sub>0JA</sub> = 40°C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper



b)  $R_{\theta JA} = 96^{\circ} \text{C/W}$  when mounted on a minimum pad.

Scale 1:1 on letter size paper

- 2. Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%
- 3. Maximum current is calculated as:  $\sqrt{\frac{P_D}{R_{DS(ON)}}}$

where  $P_D$  is maximum power dissipation at  $T_C = 25^{\circ}C$  and  $R_{DS(on)}$  is at  $T_{J(max)}$  and  $V_{GS} = 10V$ . Package current limitation is 21A

4. FDD6676AS\_NL is a lead free product. The FDD6676AS\_NL marking will appear on the reel label.

## **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation with Temperature




Figure 5. Transfer Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 4. On-Resistance Variation with Gate-to-Source Voltage





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

## **Typical Characteristics**








Figure 7. Gate Charge Characteristics








Figure 9. Maximum Safe Operating Area

Figure 10. Single Pulse Maximum Power Dissipation





Figure 11. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

### Typical Characteristics (continued)

# SyncFET Schottky Body Diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 12 shows the reverse recovery characteristic of the FDD6676AS.



TIME: 12.5ns/div

Figure 12. FDD6676AS SyncFET body diode reverse recovery characteristic.

For comparison purposes, Figure 13 shows the reverse recovery characteristics of the body diode of an equivalent size MOSFET produced without SyncFET (FDD6676A).




Figure 13. Non-SyncFET (FDD6676A) body diode reverse recovery characteristic.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.





Figure 14. SyncFET body diode reverse leakage versus drain-source voltage and temperature.


# **Typical Characteristics**



BV<sub>DSS</sub>
V<sub>DS</sub>
V<sub>DD</sub>
V<sub>DD</sub>

Figure 15. Unclamped Inductive Load Test Circuit

Figure 16. Unclamped Inductive Waveforms







Figure 17. Gate Charge Test Circuit

Figure 18. Gate Charge Waveform






Figure 19. Switching Time Test Circuit

Figure 20. Switching Time Waveforms

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FAST®	IntelliMAX™	POPTM	SPM™
ActiveArray™	FASTr™	ISOPLANAR™	Power247™	Stealth™
Bottomless™	FPS™	LittleFET™	PowerEdge™	SuperFET™
CoolFET™	FRFET™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CROSSVOLT™	GlobalOptoisolator™	MicroFET™	PowerTrench®	SuperSOT™-6
DOME™	GTO™ .	MicroPak™	QFET®	SuperSOT™-8
EcoSPARK™	HiSeC™	MICROWIRE™	QS™	SyncFET™
E <sup>2</sup> CMOS <sup>TM</sup>	I <sup>2</sup> C <sup>TM</sup>	MSX <sup>TM</sup>	QT Optoelectronics™	TinyLogic <sup>®</sup>
EnSigna™	i-Lo™	MSXPro™	Quiet Series™	TINYOPTO™
FACT™	ImpliedDisconnect™	$OCX^{TM}$	RapidConfigure™	TruTranslation™
FACT Quiet Series <sup>™</sup>		OCXPro™	RapidConnect™	UHC™
Across the boar	d. Around the world.™	OPTOLOGIC®	μSerDes™	UltraFET <sup>®</sup>
The Power Franchise®		OPTOPLANAR™	SILENT SWITCHER®	UniFET™
Programmable Active Droop™		PACMAN™	SMART START™	VCX <sup>TM</sup>

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition			
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.			

Rev. I15