FAIRCHILD SEMICONDUCTOR®

FDD6685


30V P-Channel PowerTrench^o MOSFET


General Description

This P-Channel MOSFET is a rugged gate version of Fairchild Semiconductor's advanced PowerTrench process. It has been optimized for power management applications requiring a wide range of gave drive voltage ratings (4.5V – 25V).

Features

- -40 A, -30 V. $R_{DS(ON)} = 20 \text{ m}\Omega @ V_{GS} = -10 \text{ V}$ $R_{DS(ON)} = 30 \text{ m}\Omega @ V_{GS} = -4.5 \text{ V}$
- Fast switching speed
- High performance trench technology for extremely low $R_{\text{DS}(\text{ON})}$
- High power and current handling capability
- Qualified to AEC Q101





Absolute Maximum Ratings TA=25°C unless otherwise noted

| Symbol | Parameter | | Ratings | Units |
|--|--|-----------|---------|-------|
| V _{DSS} | Drain-Source Voltage | | -30 | V |
| V _{GSS} | Gate-Source Voltage | | ±25 | V |
| $ \begin{array}{c} I_D \\ \hline \\ Continuous \ Drain \ Current \ @T_C=25^\circ C \\ @T_A=25^\circ C \\ \hline \\ Pulsed, \ PW \leq 1 \end{array} $ | Continuous Drain Current @T _c =25°C | (Note 3) | -40 | |
| | - // | (Note 1a) | —11 | A |
| |)µS (Note 1b) | -100 | | |
| P _D Power Dissipation for Single Operation | Power Dissipation for Single Operation | (Note 1) | 52 | W |
| | | (Note 1a) | 3.8 | |
| | (Note 1b) | 1.6 | | |
| T _J , T _{STG} | Operating and Storage Junction Temperature Range | | | °C |

Thermal Characteristics

| $R_{\theta JC}$ | Thermal Resistance, Junction-to-Case | (Note 1) | 2.9 | °C/W |
|---------------------|---|-----------|-----|------|
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient | (Note 1a) | 40 | °C/W |
| $R_{	ext{	heta}JA}$ | Thermal Resistance, Junction-to-Ambient | (Note 1b) | 96 | °C/W |

This product has been designed to meet the extreme test conditions and environment demanded by the automotive industry. For a copy of the requirements, see AEC Q101 at http://www.aecouncil.com/


Reliability data can be found at: http://www.fairchildsemi.com/products/discrete/reliability/index.html. All Fairchild Semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.

©2004 Fairchild Semiconductor Corporation


FDD6685

| Device MarkingDeviceFDD6685FDD6685 | | Reel Size | Reel Size Tape Wi | | | Quanti | ity | |
|---|--------------------------|---------------------------------|---|--------------|-----|----------------|----------|-------|
| | | 13" 12mr | | m 2500 units | | | | |
| Electric | al Char | acteristics | $T_A = 25^{\circ}C$ unless otherwise | noted | | | | |
| Symbol | | Parameter | Test Condi | tions | Min | Тур | Max | Units |
| Drain-So | urce Ava | anche Ratings (Note | e 4) | | | | | |
| E _{AS} | | se Drain-Source | I _D = -11 A | | | 42 | | mJ |
| AS | Maximum Avalanche | Drain-Source Current | | | | -11 | | A |
| Off Chara | acteristic | 5 | | | | | | |
| BV _{DSS} | Drain-Sou | rce Breakdown Voltage | $V_{GS} = 0 \text{ V}, I_{D} = -250 \text{ J}$ | ιA | -30 | | | V |
| <u>ΔBV_{DSS}</u> ΔT _J | Breakdown Coefficient | Noltage Temperature | $I_D = -250 \ \mu A$, Referen | nced to 25°C | | -24 | | mV/°C |
| I _{DSS} | Zero Gate | Voltage Drain Current | $V_{\text{DS}} = -24 \text{ V}, V_{\text{GS}} =$ | | | | -1 | μA |
| I _{GSS} | Gate-Body | / Leakage | $V_{GS} = \pm 25V, \qquad V_{DS} = 0 V$ | | | | ±100 | nA |
| On Chara | acteristics | 5 (Note 2) | | | | | | |
| V _{GS(th)} | Gate Three | shold Voltage | $V_{DS} = V_{GS}, I_D = -250$ | μA | -1 | -1.8 | -3 | V |
| $\frac{\Delta V_{GS(th)}}{\Delta T_J}$ | | shold Voltage re Coefficient | $I_D = -250 \ \mu\text{A}$, Referenced to 25°C | | | 5 | | mV/°C |
| R _{DS(on)} | Static Drai On–Resist | | $ \begin{array}{l} V_{GS} = -10 \ V, \qquad I_D = -11 \ A \\ V_{GS} = -4.5 \ V, \qquad I_D = -9 \ A \\ V_{GS} = -10 \ V, I_D = -11 \ A, T_J = 125^\circ C \end{array} $ | | | 14 21 20 | 20 30 | mΩ |
| D(on) | On-State | Drain Current | $V_{GS} = -10 \text{ V}, \qquad V_{DS} = -5 \text{ V}$ | | -20 | | | А |
| g fs | Forward T | ransconductance | $V_{\text{DS}} = -5 \ \text{V}, \qquad \ \ I_{\text{D}} =$ | –11 A | | 26 | | S |
| Dynamic | Characte | ristics | | | | | | |
| C _{iss} | Input Capa | | $V_{DS} = -15 V$, V_{GS} | = 0 V, | | 1715 | | pF |
| Coss | Output Ca | pacitance | f = 1.0 MHz | | | 440 | | pF |
| C _{rss} | Reverse T | ransfer Capacitance | | | | 225 | | pF |
| R _G | Gate Resis | stance | $V_{GS} = 15 \text{ mV}, f = 1.0 \text{ MHz}$ | | | 3.6 | | Ω |
| Switchin | a Charac | eristics (Note 2) | | | | | | |
| t _{d(on)} | Turn–On D | | | | | 17 | 31 | ns |
| tr | Turn–On F | Rise Time | | | | 11 | 21 | ns |
| t _{d(off)} | Turn–Off D | elay Time | | | | 43 | 68 | ns |
| t _f | Turn–Off F | all Time | | | | 21 | 34 | ns |
| Qg | Total Gate | Charge | $V_{DS} = -15V,$ $I_D = -11 A,$ $V_{GS} = -5 V$ | | | 17 | 24 | nC |
| Q _{gs} | Gate-Sour | ce Charge | | | | 9 | | nC |
| Q _{gd} | Gate-Drai | n Charge | | | | 4 | | nC |
| Drain-So | ource Dio | de Characteristics | and Maximum Ra | atings | | | | |
| V _{SD} | | rce Diode Forward | $V_{GS} = 0 \text{ V}, I_S = -3.2 \text{ A} (\text{Note 2})$ | | | -0.8 | -1.2 | V |
| Trr | Ū | erse Recovery Time | IF = -11 A, | | | 26 | | ns |
| Qrr | Diode Rev | erse Recovery Charge | diF/dt = 100 A/µs | | | 13 | | nC |

| | istics T _A = 25°C u | unless otherwise noted | |
|---|---|---|---|
| Notes: | | | |
| $R_{\theta JA}$ is the sum of the junction-to-case the drain pins. $R_{\theta JC}$ is guaranteed by | and case-to-ambient thermal resistant esign while R _{eCA} is determined by th | nce where the case thermal reference ne user's board design. | e is defined as the solder mounting surface of |
| | | | |
| | a) $\mathbf{R} = 40^{\circ} \mathbf{C} M (when me$ | unted on a | b) $\mathbf{P}_{\rm c} = 00^{\circ} \mathrm{CM}$ when mounted |
| | a) $R_{\theta JA} = 40^{\circ}C/W$ when mo $1in^2$ pad of 2 oz copper | | b) R_{0JA} = 96°C/W when mounted on a minimum pad. |
| | | | |
| | | | |
| cale 1 : 1 on letter size paper Pulse Test: Pulse Width < 300μs, Dut | $C_{\rm Velo} < 2.0\%$ | | |
| | P _D | | |
| Maximum current is calculated as: | $\gamma R_{DS(ON)}$ where P_D is maximum | m power dissipation at T_{C} = 25°C ar | and $R_{DS(on)}$ is at $T_{J(max)}$ and $V_{GS} = 10V$. |
| Starting T_J = 25°C, L = 0.69mH, I _{AS} = | -11A | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |



FDD6685



FDD6685

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| ACEx™ | FACT Quiet Series™ | ISOPLANAR™ | POP™ | Stealth™ |
|----------------------------------|-------------------------------|------------------------|---------------------------------|--------------------------|
| ActiveArray™ | FAST® | LittleFET™ | Power247 [™] | SuperFET™ |
| Bottomless™ | FASTr™ | MICROCOUPLER™ | PowerSaver™ | SuperSOT™-3 |
| CoolFET™ | FPS™ | MicroFET™ | PowerTrench [®] | SuperSOT [™] -6 |
| CROSSVOLT™ | FRFET™ | MicroPak™ | QFET [®] | SuperSOT [™] -8 |
| DOME™ | GlobalOptoisolator™ | MICROWIRE™ | QS™ | SyncFET™ |
| EcoSPARK™ | GTO™່ | MSX™ | QT Optoelectronics [™] | TinyLogic [®] |
| E ² CMOS [™] | HiSeC™ | MSXPro™ | Quiet Series [™] | TINYOPTO™ |
| EnSigna™ | I ² C [™] | OCX™ | RapidConfigure™ | TruTranslation™ |
| FACT™ | ImpliedDisconnect™ | OCXPro™ | RapidConnect™ | UHC™ |
| Across the boar | d. Around the world.™ | OPTOLOGIC [®] | SILENT SWITCHER® | UltraFET [®] |
| The Power Fran | | OPTOPLANAR™ | SMART START™ | VCX™ |
| Programmable A | | PACMAN™ | SPM™ | |

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Product Status | Definition |
|---------------------------|---|
| Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |
| | Formative or In Design First Production Full Production |