October 2000

# FDG328P

FAIRCHILD

## P-Channel 2.5V Specified PowerTrench<sup>®</sup> MOSFET

### **General Description**


This P-Channel 2.5V specified MOSFET is produced in a rugged gate version of Fairchild Semiconductor's advanced PowerTrench process. It has been optimized for power management applications for a wide range of gate drive voltages (2.5V - 12V).


## Applications

- Load switch
- Power management
- DC/DC converter

## Features

- $\begin{array}{l} -1.5 \text{ A}, -20 \text{ V}. \ \text{R}_{\text{DS(ON)}} = 0.145 \ \Omega \ @ \ \text{V}_{\text{GS}} = -4.5 \text{ V} \\ \text{R}_{\text{DS(ON)}} = 0.210 \ \Omega \ @ \ \text{V}_{\text{GS}} = -2.5 \text{ V} \end{array}$
- Low gate charge
- High performance trench technology for extremely
  low R<sub>DS(ON)</sub>
- Compact industry standard SC70-6 surface mount package





## Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage		-20	V
V <sub>GSS</sub>	Gate-Source Voltage		± 12	V
ID	Drain Current – Continuous	(Note 1a)	-1.5	A
	– Pulsed		-6	
PD	Power Dissipation for Single Operation	(Note 1a)	0.75	W
		(Note 1b)	0.48	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C
Therma	I Characteristics			
R <sub>eJA</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1b)	260	°C/W

## Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
.28	FDG328P	7"	8mm	3000 units

©2000 Fairchild Semiconductor International

FDG328P


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	racteristics					
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-20			V
<u>ΔBVdss</u> ΔTj	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$		-9		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V},  V_{GS} = 0 \text{ V}$			-1	μA
I <sub>GSSF</sub>	Gate–Body Leakage, Forward	$V_{GS} = 12 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
	Gate–Body Leakage, Reverse	$V_{GS} = -12 \text{ V},  V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250 \ \mu A$	-0.6		-1.5	V
<u>ΔVgs(th)</u> ΔTj	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$		3		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$ \begin{array}{ll} V_{GS} = -4.5 \ V, & I_D = -1.5 \ A \\ V_{GS} = -2.5 \ V, & I_D = -1.2 \ A \\ V_{GS} = -4.5 \ V, \ I_D = -1.5 \ A, \ T_J = 125^\circ C \end{array} $		120 169 156	145 210 203	mΩ
I <sub>D(on)</sub>	On–State Drain Current	$V_{GS} = -4.5 \text{ V}, \qquad V_{DS} = -5 \text{ V}$	-3			А
<b>g</b> fs	Forward Transconductance	$V_{DS} = -5 V$ , $I_D = -1.5 A$		5		S
Dynami	c Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -10 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$		337	7	pF
Coss	Output Capacitance	f = 1.0 MHz		88		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			51		pF
Switchir	ng Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -10 \text{ V}, \text{ I}_{D} = 1 \text{ A},$		9	18	ns
t <sub>r</sub>	Turn–On Rise Time	$V_{GS} = -4.5 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		12	22	ns
t <sub>d(off)</sub>	Turn–Off Delay Time			10	20	ns
t <sub>f</sub>	Turn–Off Fall Time			5	10	ns
Qg	Total Gate Charge	$V_{DS} = -10 \text{ V}, \text{ I}_{D} = -1.5 \text{ A},$		3.7	6	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = -4.5 V$		0.7		nC
Q <sub>gd</sub>	Gate-Drain Charge			1.3		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings				
Is	Maximum Continuous Drain-Sourc	0			-0.62	А
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V},  I_S = -0.62 \text{ A} \text{ (Note 2)}$		-0.7	-1.2	V

R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.

a.) 170°/W when mounted on a 1 in $^2$  pad of 2 oz. copper.

b.) 260°/W when mounted on a minimum pad.

2. Pulse Test: Pulse Width < 300 $\mu$ s, Duty Cycle < 2.0%



FDG328P

FDG328P Rev C(W)




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve. Thermal characterization performed using the conditions described in Note 1c. Transient themal response will change depending on the circuit board design.

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DOME™ E<sup>2</sup>CMOS<sup>™</sup> EnSigna™ FACT™ FACT Quiet Series<sup>™</sup> FAST<sup>®</sup>

FASTr™ GlobalOptoisolator™ GTO™ HiSeC™ **ISOPLANAR™** MICROWIRE™ OPTOLOGIC™ **OPTOPLANAR™** PACMAN™ POP™

PowerTrench<sup>®</sup> QFET™ QS™ QT Optoelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENT SWITCHER® SMART START™ SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8

SyncFET™ TinyLogic™ UHC™ VCX™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

**Definition of Terms** 

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	1	Rev G