January 2004



FDG6317NZ

Dual 20v N-Channel PowerTrench^o MOSFET

General Description


This dual N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized use in small switching regulators, providing an extremely low $R_{\text{DS}(\text{ON})}$ and gate charge (Q_G) in a small package.

Applications

- DC/DC converter
- Power management
- Loadswitch

Features

- $\mbox{ or } A, \mbox{ 20 V}. \qquad R_{DS(ON)} = 400 \mbox{ m} \Omega \ @ \ V_{GS} = 4.5 \ V \\ R_{DS(ON)} = 550 \mbox{ m} \Omega \ @ \ V_{GS} = 2.5 \ V \\ \ \label{eq:constraint}$
- ESD protection diode (note 3)
- Low gate charge
- High performance trench technology for extremely low $R_{\text{DS}(\text{ON})}$
- Compact industry standard SC70-6 surface mount package



The pinouts are symmetrical; pin 1 and pin 4 are interchangeable.

Absolute Maximum Ratings $T_A=25^{\circ}C$ unless otherwise noted

Symbol	Parameter			Ratings	Units
V _{DSS}	Drain-Source Voltage			20	
V _{GSS}	Gate-Source Voltage			± 12	
ID	Drain Curre	nt – Continuous	(Note 1)	0.7	А
		– Pulsed		2.1	
P _D	Power Diss	pation for Single Operation	n (Note 1)	0.3	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to +150	°C
	I Charac		ient (Note 1)	415	°C/M
$R_{\theta JA}$	Thermal Re	sistance, Junction-to-Amb	, ,	415	°C/W
$R_{\theta JA}$	Thermal Re		, ,	415	°C/W
_{R₀ja} Packag	Thermal Re	sistance, Junction-to-Amb	, ,	415 Tape width	°C/W

©2004 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV _{DSS}	Drain–Source Breakdown Voltage	$V_{GS}=0~V, \qquad I_D=250~\mu A$	20			V
<u>ΔBVdss</u> ΔTj	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, Referenced to 25°C		13		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}$			1	μΑ
IGSS	Gate–Body Leakage	$V_{GS} = \pm 12 \text{ V}, V_{DS} = 0 \text{ V}$			± 10	μA
I _{GSS}	Gate-Body Leakage	$V_{\text{GS}} = \pm \ 4.5 \ \text{V}, V_{\text{DS}} = 0 \ \text{V}$			± 1	μΑ
On Chara	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, \qquad I_D = 250 \ \mu A$	0.6	1.2	1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_{J}}$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$, Referenced to 25°C		-2		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$ \begin{array}{l} V_{GS} = 4.5 \ V, I_D = 0.7 \ A \\ V_{GS} = 2.5 \ V, I_D = 0.6 \ A \\ V_{GS} = 4.5 \ V, I_D = 0.7 \ A, \ T_J = 125^\circ C \end{array} $		300 450 390	400 550 560	mΩ
I _{D(on)}	On–State Drain Current	$V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$	1			А
g _{FS}	Forward Transconductance	$V_{DS} = 5 V$, $I_{D} = 0.7 A$		1.8		S
Dynamic	Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$		66.5		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		19		pF
C _{rss}	Reverse Transfer Capacitance			10		pF
R _G	Gate Resistance	$V_{GS} = 15 \text{ mV}, f = 1.0 \text{ MHz}$		5.8		Ω
Switching	Characteristics (Note 2)					
t _{d(on)}	Turn–On Delay Time	$V_{DD} = 10 \text{ V}, I_D = 1 \text{ A},$		5.5	11	ns
tr	Turn–On Rise Time	$V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$		7	15	ns
t _{d(off)}	Turn–Off Delay Time			7.5	15	ns
t _f	Turn–Off Fall Time			2.5	5	ns
Qg	Total Gate Charge	$V_{DS} = 10 \text{ V}, I_D = 0.7 \text{ A},$		0.76	1.1	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = 4.5 V$		0.18		nC
Q _{gd}	Gate-Drain Charge			0.20		nC
Drain-So	ource Diode Characteristics	and Maximum Ratings				
ls	Maximum Continuous Drain-Sour				0.25	А
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V$, $I_S = 0.25 A$ (Note 2)		0.8	1.2	V
t _{rr}	Diode Reverse Recovery Time	$I_F = 0.7 \text{ A}, \qquad d_{iF}/d_t = 100 \text{ A}/\mu \text{s}$		8.3		nS


Notes:

1. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta JA}$ is determined by the user's board design. $R_{\theta JA} = 415^{\circ}$ C/W when mounted on a minimum pad.


2. Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%

3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

FDG6317NZ



FDG6317NZ Rev B (W)



FDG6317NZ

FDG6317NZ Rev B (W)

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
ActiveArray™	FAST®	LittleFET™	Power247™	SuperFET™
Bottomless™	FASTr™	MICROCOUPLER™	PowerSaver™	SuperSOT [™] -3
CoolFET™	FPS™	MicroFET™	PowerTrench [®]	SuperSOT [™] -6
CROSSVOLT™	FRFET™	MicroPak™	QFET [®]	SuperSOT [™] -8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™່	MSX™	QT Optoelectronics [™]	TinyLogic [®]
E ² CMOS [™]	HiSeC™	MSXPro™	Quiet Series [™]	TINYOPTO™
EnSigna™	I ² C [™]	OCX™	RapidConfigure™	TruTranslation™
FACT™	ImpliedDisconnect™	OCXPro™	RapidConnect™	UHC™
Across the boar	d. Around the world.™	OPTOLOGIC [®]	SILENT SWITCHER®	UltraFET [®]
The Power Fran		OPTOPLANAR™	SMART START™	VCX™
Programmable A		PACMAN™	SPM™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production