

## FDN359BN

# N-Channel Logic Level PowerTrench<sup>™</sup> MOSFET


## **General Description**


This N-Channel Logic Level MOSFET is produced using Fairchild's Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

### **Features**

- 2.7 A, 30 V.  $R_{DS(ON)} = 0.046 \ \Omega \ @ \ V_{GS} = 10 \ V$   $R_{DS(ON)} = 0.060 \ \Omega \ @ \ V_{GS} = 4.5 \ V$
- Very fast switching speed.
- Low gate charge (5nC typical)
- High performance version of industry standard SOT-23 package. Identical pin out to SOT-23 with 30% higher power handling capability.





## Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage		30	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	V
I <sub>D</sub>	Maximum Drain Current – Continuous	(Note 1a)	2.7	А
	– Pulsed		15	
P <sub>D</sub>	Maximum Power Dissipation	(Note 1a)	0.5	W
		(Note 1b)	0.46	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Rang	је	-55 to +150	°C

### **Thermal Characteristics**

R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1a)	250	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	75	°C/W

**Package Marking and Ordering Information** 

Device Marking	Device	Reel Size	Tape width	Quantity
359B FDN359BN		7"	8mm	3000 units

Symbol	Parameter	Test (	Conditions	Min	Тур	Max	Units
Off Char	acteristics			·	I.	I.	u e
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 V$ ,	I <sub>D</sub> = 250 μA	30			V
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu A, R$	eferenced to 25°C		21		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V},$	$V_{GS} = 0 V$			1	μΑ
			$T_J = -55^{\circ}C$			10	μΑ
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V},$	$V_{DS} = 0 V$			±100	nA
On Char	acteristics (Note 2)				•	•	•
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$	I <sub>D</sub> = 250 μA	1	1.8	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient		eferenced to 25°C		-4		mV/°C
$R_{\text{DS(on)}}$	Static Drain–Source On–Resistance	$V_{GS} = 10 \text{ V},$ $V_{GS} = 4.5 \text{ V},$ $V_{GS} = 10 \text{ V}, I_{D}$	$I_D = 2.7 \text{ A}$ $I_D = 2.4 \text{ A}$ $= 2.7 \text{ A}, T_J = 125^{\circ}\text{C}$		0.026 0.032 0.033	0.046 0.060 0.075	Ω
I <sub>D(on)</sub>	On-State Drain Current	V <sub>GS</sub> = 10 V,		15			Α
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5V$ ,	$I_D = 2.7 \text{ A}$		11		S
Dynamic	Characteristics						
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 15 V,	V <sub>GS</sub> = 0 V,		485	650	pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz			105	140	pF
C <sub>rss</sub>	Reverse Transfer Capacitance				65	100	pF
R <sub>G</sub>	Gate Resistance	f = 1.0 MHz			1.8		Ω
Switchir	ng Characteristics (Note 2)				•	•	•
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 15V$ ,	I <sub>D</sub> = 1 A,		7	14	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = 10 \text{ V},$	$R_{GEN} = 6 \Omega$		5	10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	1			20	35	ns
t <sub>f</sub>	Turn-Off Fall Time	1			2	4	ns
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> = 15 V,	$I_D = 2.7 A,$		5	7	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = 5 \text{ V}$			1.3		nC
$Q_{gd}$	Gate-Drain Charge	1			1.8		nC

## **Electrical Characteristics**

T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-So	Drain-Source Diode Characteristics and Maximum Ratings					
Is	Maximum Continuous Drain-Source Diode Forward Current				0.42	Α
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V},  I_S = 0.42 \text{ A}  \text{(Note 2)}$		0.7	1.2	V
trr	Diode Reverse Recovery Time	$IF = 2.7A$ , $diF/dt = 100 A/\mu s$		12	20	ns
Qrr	Diode Reverse Recovery Charge			3	5	nC

#### otes

 R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.



a) 250°C/W when mounted on a 0.02 in² pad of 2 oz. copper.



b) 270°C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2.0%

## **Typical Characteristics**





Figure 1. On-Region Characteristics.



2.6

Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

## **Typical Characteristics**








Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $ACEx^{TM}$ PowerSaver™ **FAST®** ISOPLANAR™ SuperSOT™-6 ActiveArray™  $\mathsf{PowerTrench}^{\circledR}$ SuperSOT™-8  $FASTr^{\intercal_{M}}$ LittleFET™ Bottomless™ FPS™ QFET<sup>®</sup> SyncFET™ MICROCOUPLER™ Build it Now™  $MicroFET^{TM}$ QSTM ТСМ™ FRFET™ TinyLogic<sup>®</sup> CoolFET™ MicroPak™ QT Optoelectronics™ GlobalOptoisolator™  $TINYOPTO^{TM}$  $CROSSVOLT^{TM}$ MICROWIRE™ Quiet Series™  $\mathsf{GTO}^\mathsf{TM}$ RapidConfigure™  $TruTranslation ^{\intercal_{M}}$  $\mathsf{DOME}^\mathsf{TM}$ MSX™ HiSeC™  $\mathsf{UHC}^{\mathsf{TM}}$  $\mathsf{EcoSPARK}^{\mathsf{TM}}$ RapidConnect™  $MSXPro^{TM}$  $I^2C^{TM}$  $\mathsf{UltraFET}^{\circledR}$ E<sup>2</sup>CMOS<sup>TM</sup>  $OCX^{TM}$ uSerDes™ i-Lo™ ScalarPump™ UniFET™ EnSigna™  $OCXPro^{TM}$ ImpliedDisconnect™  $\mathsf{OPTOLOGIC}^{\circledR}$ SILENT SWITCHER®  $VCX^{TM}$ FACT™ IntelliMAX™ OPTOPLANAR™ SMART START™ Wire™ FACT Quiet Series™ PACMAN™ SPM™ Across the board. Around the world.™  $POP^{TM}$ Stealth™ The Power Franchise® Power247™ SuperFET™ Programmable Active Droop™ SuperSOT™-3 PowerEdge™

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

Datasheet Identification Product Status		Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I18