

# FDS5692Z

# N-Channel UltraFET Trench<sup>®</sup> MOSFET 50V, 5.8A, $24m\Omega$

## **General Description**

This N-Channel UltraFET device has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low  $r_{DS(on)}$  and fast switching speed.


## **Applications**


■ DC/DC converter



## **Features**

- Max  $r_{DS(on)} = 24m\Omega$  at  $V_{GS} = 10V$ ,  $I_D = 5.8A$
- Max  $r_{DS(on)} = 33mΩ$  at  $V_{GS} = 4.5V$ ,  $I_D = 5.6A$
- ESD protection diode (note 3)
- Low Qgd
- Fast switching speed





## MOSFET Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter	Ratings	Units	
V <sub>DS</sub>	Drain-Source Voltage		50	V
V <sub>GS</sub>	Gate-Source Voltage		± 20	V
$I_D$	Drain Current – Continuous	(Note 1a)	5.8	А
	- Pulsed		40	
E <sub>AS</sub>	Single Pulse Avalanche Energy		72	mJ
P <sub>D</sub>	UltraFET Dissipation for Single Operation	(Note 1a)	2.5	W
		(Note 1b)	1.2	
		(Note 1c)	1.1	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperatur	e Range	-55 to 150	°C

## **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	50	°C/W
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1c)	125	
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case	(Note 1)	25	

**Package Marking and Ordering Information** 

Device Marking	Device	Package	Reel Size	Tape width	Quantity
FDS5692Z	FDS5692Z	SO-8	13"	12mm	2500units


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-So	ource Avalanche Ratings	1		I		I
E <sub>AS</sub>	Drain-Source Avalanche Energy (Single Pulse)	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 12 A, L=1mH			72	mJ
I <sub>AS</sub>	Drain-Source Avalanche Current			12		Α
Off Char	acteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = 250  \mu\text{A}$	50			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$ , Referenced to 25°C		48		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 40 \text{ V}$ $V_{GS} = 0 \text{ V}$			1	μА
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS} = \pm 20V$ , $V_{DS} = 0 V$			± 10	μΑ
On Char	acteristics (Note 4)			•	•	•
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	1	1.6	3	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C		-6		mV/°C
r <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$V_{GS} = 10 \text{ V}, \qquad I_D = 5.8 \text{ A}$ $V_{GS} = 4.5 \text{ V}, \qquad I_D = 5.6 \text{ A}$ $V_{GS} = 10 \text{ V}, \qquad I_D = 5.8 \text{A}, T_J = 125^{\circ}\text{C}$		20 26 32	24 33 41	mΩ
Dvnamio	Characteristics		•		•	
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 25 \text{ V}.$ $V_{GS} = 0 \text{ V}.$		1025		pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz		150		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	7		50		pF
R <sub>G</sub>	Gate Resistance	f = 1.0 MHz		0.79		Ω
Q <sub>g(TOT)</sub>	Total Gate Charge, V <sub>GS</sub> = 10V			18	25	nC
$Q_{g(TOT)}$	Total Gate Charge, V <sub>GS</sub> = 5V	$V_{DS} = 25V$ , $I_{D} = 5.8A$		10	14	nC
Q <sub>gs</sub>	Gate-Source Gate Charge	7		2.8		nC
$Q_{gd}$	Gate-Drain Gate Charge			3.0		nC
Switchin	g Characteristics (Note 4)		•	•	•	•
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 25 \text{ V}, \qquad I_{D} = 5.8 \text{A},$		9	18	ns
t <sub>r</sub>	Rise Time	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		5	10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	1		27	43	ns
. ,	,	╡	<del></del>	1	1	

FDS5692Z Rev C(W) www.fairchildsemi.com

Electri	cal Characteristics	T <sub>A</sub> = 25°C unless otherwise note	ed	-	-		_		
Symbol	Parameter	Test Condition	Min	Тур	Max	Units			
Drain-S	Drain-Source Diode Characteristics								
OD	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V},$ $I_{S} = 5.8 \text{ A}$ $I_{S} = 2.9 \text{ A}$	$I_S = 5.8 \text{ A}$		0.79	1.25	V		
				0.75	1.0	V			
t <sub>rr</sub>	Reverse Recovery Time	I <sub>E</sub> = 6A. dI <sub>E</sub> /dt = 100A/μs			24		ns		
Q <sub>rr</sub>	Reverse Recovery Charge	$I_F = 6A$ , $dI_F/dt = 100A/\mu s$					nC		

#### Notes:

1. R<sub>0,JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a) 50°C/W when mounted on a 1in² pad of 2 oz copper



b) 105°C/W when mounted on a .04 in<sup>2</sup> pad of 2 oz copper



c) 125°C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

- 2. Pulse Test: Pulse Width <  $300\mu$ s, Duty Cycle < 2.0%
- 3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

FDS5692Z Rev C(W) www.fairchildsemi.com

## **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

FDS5692Z Rev C(W) www.fairchildsemi.com

## **Typical Characteristics**







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum UltraFET Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

FDS5692Z Rev C(W) www.fairchildsemi.com

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $ACEx^{TM}$ PowerSaver™ **FAST®** ISOPLANAR™ SuperSOT™-6 ActiveArray™  $\mathsf{PowerTrench}^{\circledR}$ SuperSOT™-8  $FASTr^{\intercal_{M}}$ LittleFET™ Bottomless™ FPS™ QFET<sup>®</sup> SyncFET™ MICROCOUPLER™ Build it Now™  $MicroFET^{TM}$ QSTM ТСМ™ FRFET™ TinyLogic<sup>®</sup> CoolFET™ MicroPak™ QT Optoelectronics™ GlobalOptoisolator™  $TINYOPTO^{TM}$  $CROSSVOLT^{TM}$ MICROWIRE™ Quiet Series™  $\mathsf{GTO}^\mathsf{TM}$ RapidConfigure™  $TruTranslation ^{\intercal_{M}}$  $\mathsf{DOME}^\mathsf{TM}$ MSX™ HiSeC™  $\mathsf{UHC}^{\mathsf{TM}}$  $\mathsf{EcoSPARK}^{\mathsf{TM}}$ RapidConnect™  $MSXPro^{TM}$  $I^2C^{TM}$  $\mathsf{UltraFET}^{\circledR}$ E<sup>2</sup>CMOS<sup>TM</sup>  $OCX^{TM}$ uSerDes™ i-Lo™ ScalarPump™ UniFET™ EnSigna™  $OCXPro^{TM}$ ImpliedDisconnect™  $\mathsf{OPTOLOGIC}^{\circledR}$ SILENT SWITCHER®  $VCX^{TM}$ FACT™ IntelliMAX™ OPTOPLANAR™ SMART START™ Wire™ FACT Quiet Series™ PACMAN™ SPM™ Across the board. Around the world.™  $POP^{TM}$ Stealth™ The Power Franchise® Power247™ SuperFET™ Programmable Active Droop™ SuperSOT™-3 PowerEdge™

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I18