June 2005

FDS6930B Dual N-Channel Logic Level PowerTrench[®] MOSFET

Features

- 5.5 A, 30 V. $R_{DS(ON)} = 38 \text{ m}\Omega @ V_{GS} = 10 \text{ V}$ $R_{DS(ON)} = 50 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$
- Fast switching speed
- Low gate charge
- High performance trench technology for extremely low R_{DS(ON)}

D1

D1

SO-8

■ High power and current handling capability

General Description

These N-Channel Logic Level MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.


These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.


Pin 1
Absolute Maximum Ratings T _A = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units	
V _{DSS}	Drain-Source Voltage		30	V
V _{GSS}	Gate-Source Voltage		± 20	V
I _D	Drain Current – Continuous	(Note 1a)	5.5	A
	- Pulsed		20	
P _D	Power Dissipation for Dual Operation (Note 1)		2	W
	Power Dissipation for Single Operation	(Note 1a)	1.6	7
		(Note 1b)	1	
		(Note 1c)	0.9	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to 150	°C
Thermal Cha	aracteristics			
R _{θJA}	Thermal Resistance, Junction-to-Ambient (Note 1a)		78	°C/W
R _{θJC}	Thermal Resistance, Junction-to-Case (Note 1)		40	°C/W
	1			-

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
FDS6930B	FDS6930B	13"	12mm	2500 units








FDS6930B
Dual N
V-Cha
Logic
Level
nnel Logic Level PowerTrench [®] N
MOSFET

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Charact	teristics					
BV _{DSS}	Drain–Source Breakdown Voltage	V_{GS} = 0 V, I_D = 250 μ A	30			V
$\frac{\Delta \text{BV}_{\text{DSS}}}{\Delta \text{T}_{\text{J}}}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, Referenced to 25°C		26		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 V, V_{GS} = 0 V$ $V_{DS} = 24 V, V_{GS} = 0 V, T_{J} = 55^{\circ}C$			1 10	μΑ
I _{GSS}	Gate-Source Leakage	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA
On Charact	teristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \ \mu A$	1	1.9	3	V
$\frac{\Delta V_{\text{GS(th)}}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, Referenced to 25°C		-4.6		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$ \begin{array}{l} V_{GS} = 10 \text{ V}, \text{ I}_{D} = 5.5 \text{ A} \\ V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 4.8 \text{ A} \\ V_{GS} = 10 \text{ V}, \text{ I}_{D} = 5.5 \text{ A}, \text{ T}_{J} = 125^{\circ}\text{C} \end{array} $		31 40 45	38 50 62	mΩ
I _{D(on)}	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$	20			A
9 _{FS}	Forward Transconductance	$V_{DS} = 5 V, I_{D} = 5.5 A$		19		S
Dynamic C	haracteristics					
C _{iss}	Input Capacitance	$V_{DS} = 15 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$		310	412	pF
C _{oss}	Output Capacitance	f = 1.0 MHz		90	120	pF
C _{rss}	Reverse Transfer Capacitance			40	60	pF
R _G	Gate Resistance	V _{GS} = 15 mV, f = 1.0 MHz		1.9		Ω
Switching (Characteristics (Note 2)		•		•	
t _{d(on)}	Turn–On Delay Time	$V_{DD} = 15 \text{ V}, \text{ I}_{D} = 1 \text{ A},$		6	12	ns
t _r	Turn–On Rise Time	V_{GS} = 10 V, R_{GEN} = 6 Ω		6	12	ns
t _{d(off)}	Turn–Off Delay Time	_		16	28	ns
t _f	Turn–Off Fall Time			2	4	ns
Qg	Total Gate Charge	$V_{DS} = 5 \text{ V}, \text{ I}_{D} = 5.5 \text{ A},$		2.7	3.8	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = 5 V$		1.0		nC
Q _{gd}	Gate-Drain Charge	_		0.7		nC
Drain-Sour	ce Diode Characteristics and Maximum	Ratings		1	!	
I _S	Maximum Continuous Drain-Source Dic	Durce Diode Forward Current			1.3	A
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 1.3 \text{ A} \text{ (Note 2)}$		0.8	1.2	V
t _{rr}	Diode Reverse Recovery Time (note3)	I _F = 5.5 A, d _{iF} /d _t = 100 A/μs		16	32	nS
Q _{rr}	Diode Reverse Recovery Charge			6		nC

_ -

Notes:

R_{6JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{6JC} is guaranteed by design while R_{6CA} is determined by the user's board design.



a) 78°C/W when mounted on a 0.5 in² pad of 2 oz copper



b) 125°C/W when mounted on a 0.02 in² pad of 2 oz copper


c) 135°C/W when mounted on a minimum pad.


0000

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%

3. Trr parameter will not be subjected to 100% production testing.





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx [™] ActiveArray [™] Bottomless [™] Build it Now [™] CoolFET [™] <i>CROSSVOLT</i> [™] DOME [™] EcoSPARK [™] E ² CMOS [™] EnSigna [™] FACT [™]	FAST [®] FASTr [™] FPS [™] FRFET [™] GlobalOptoisolator [™] GTO [™] HiSeC [™] I ² C [™] <i>i</i> -Lo [™] ImpliedDisconnect [™] IntelliMAX [™]	ISOPLANAR [™] LittleFET [™] MICROCOUPLER [™] MicroPak [™] MICROWIRE [™] MSX [™] MSXPro [™] OCX [™] OCX [™] OCXPro [™] OPTOLOGIC [®]	PowerSaver TM PowerTrench [®] QFET [®] QS TM QT Optoelectronics TM Quiet Series TM RapidConfigure TM RapidConnect TM μ SerDes TM SILENT SWITCHER [®] SMART START TM	SuperSOT [™] -8 SyncFET [™] TinyLogic [®] TINYOPTO [™] TruTranslation [™] UHC [™] UhtraFET [®] UniFET [™] VCX [™] Wire [™]
FACT Quiet Serie		OPTOPLANAR™	SPM™	
Across the board. Around the world.™ The Power Franchise [®] Programmable Active Droop™		PACMAN™ POP™ Power247™ PowerEdge™	Stealth™ SuperFET™ SuperSOT™-3 SuperSOT™-6	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
		Rev. 116