

## FDZ203N

# N-Channel 2.5V Specified PowerTrench® BGA MOSFET

### **General Description**


Combining Fairchild's advanced 2.5V specified PowerTrench process with state of the art BGA packaging, the FDZ203N minimizes both PCB space and  $R_{DS(ON)}$ . This BGA MOSFET embodies a breakthrough in packaging technology which enables the device to combine excellent thermal transfer characteristics, high current handling capability, ultralow profile packaging, low gate charge, and low  $R_{DS(ON)}$ .


### **Applications**


- · Battery management
- Load switch
- Battery protection

### **Features**

- 7.5 A, 20 V.  $R_{DS(ON)} = 18 \text{ m}\Omega$  @  $V_{GS} = 4.5$   $R_{DS(ON)} = 30 \text{ m}\Omega$  @  $V_{GS} = 2.5 \text{ V}$
- Occupies only 4 mm<sup>2</sup> of PCB area.
   Less than 40% of the area of a SSOT-6
- Ultra-thin package: less than 0.80 mm height when mounted to PCB
- Ultra-low Q<sub>g</sub> x R<sub>DS(ON)</sub> figure-of-merit.
- High power and current handling capability.







Top

### Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
$V_{DSS}$	Drain-Source Voltage		20	V
$V_{GSS}$	Gate-Source Voltage		±12	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	7.5	A
	- Pulsed		20	
P <sub>D</sub>	Power Dissipation (Steady State)	(Note 1a)	1.6	W
$T_J$ , $T_{STG}$	Operating and Storage Junction Temperature Range		-55 to +150	°C

### **Thermal Characteristics**

R <sub>eJA</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1a)	67	°C/W
$R_{\theta JB}$	Thermal Resistance, Junction-to-Ball	(Note 1)	11	
R <sub>e,JC</sub>	Thermal Resistance, Junction-to-Case	(Note 1)	1	

**Package Marking and Ordering Information** 

Device Marking	Device	Reel Size	Tape width	Quantity
203N	FDZ203N	7"	8mm	3000 units


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					•
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	20			V
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C		14		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 16 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			1	μА
$I_{GSSF}$	Gate-Body Leakage, Forward	$V_{GS} = 12 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
GSSR	Gate-Body Leakage, Reverse	$V_{GS} = -12 \text{ V},  V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	0.6	0.8	1.5	V
$\Delta V_{GS(th)}$ $\Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \mu A$ , Referenced to 25°C		-3		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$V_{GS} = 4.5 \text{ V}, \qquad I_D = 7.5 \text{ A} $ $V_{GS} = 2.5 \text{ V}, \qquad I_D = 5.5 \text{ A} $ $V_{GS} = 4.5 \text{ V}, I_D = 7.5 \text{ A}, T_J = 125^{\circ}\text{C}$		14 20 20	18 30 28	mΩ
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = 4.5 \text{ V}, \qquad V_{DS} = 5 \text{ V}$	20			Α
g <sub>FS</sub>	Forward Transconductance	$V_{GS} = 4.5 \text{ V}, \qquad V_{DS} = 5 \text{ V}$ $V_{DS} = 10 \text{ V}, \qquad I_{D} = 7.5 \text{ A}$		33		S
Dvnamio	Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 10 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		1127		pF
Coss	Output Capacitance	f = 1.0 MHz		268		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 = 1.0 1/11/2		134		pF
Switchir	ng Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 10V$ , $I_{D} = 1 A$ ,		8	16	ns
r	Turn-On Rise Time	$V_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$		11	20	ns
d(off)	Turn-Off Delay Time	, 52.4		26	42	ns
i <sub>f</sub>	Turn-Off Fall Time			8	16	ns
Q <sub>a</sub>	Total Gate Charge	$V_{DS} = 10 \text{ V}, \qquad I_{D} = 7.5 \text{ A},$		11	15	nC
$Q_{gs}$	Gate-Source Charge	$V_{GS} = 4.5 \text{ V}$		2		nC
$Q_{gd}$	Gate-Drain Charge			3		nC
Drain–S	ource Diode Characteristics	and Maximum Ratings				
Is	Maximum Continuous Drain-Source				1.3	Α
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V},  I_{S} = 1.3 \text{ A}  \text{(Note 2)}$		0.7	1.2	V
t <sub>rr</sub>	Diode Reverse Recovery Time	I <sub>E</sub> = 9A.		20	1	nS
			1			

### Notes:

 $R_{0JA}$  is determined with the device mounted on a 1 in<sup>2</sup> 2 oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. The thermal resistance from the junction to the circuit board side of the solder ball,  $R_{0JB}$ , is defined for reference. For  $R_{0JC}$ , the thermal reference point for the case is defined as the top surface of the copper chip carrier.  $R_{0JC}$  and  $R_{0JB}$  are guaranteed by design while  $R_{0JA}$  is determined by the user's board design.




67 °C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB




155 °C/W when mounted on a minimum pad of 2 oz copper

Scale 1 : 1 on letter size paper 2. 2. Pulse Test: Pulse Width <  $300\mu s$ , Duty Cycle < 2.0%


## **Dimensional Outline and Pad** Layout






LAND PATTERN RECOMMENDATION

COPPER STUD, Ø0.32±0.03 ⊕ Ø0.05|C|A|B|



FRONT VIEW



Œ 0.65 0.65 PKG Q 0.11 GATE: BALL Q INDEX SLOT 3 (HIDDEN) 0.65 1.30 SOLDER BALL, Ø0.30±0.03

**⊕** Ø0.05 A B

NOTES: UNLESS OTHERWISE SPECIFIED

- ALL DIMENSIONS ARE IN MILLIMETERS. NO JEDEC REGISTRATION REFERENCE AS OF JULY 1999. TERMINAL CONFIGURATION TABLE. B)

POSITION	DESIGNATION	TYPE
C1,C2,C3	DRAIN	COPPER STUD
A1	GATE	SOLDER
A2,A3,B1,B2,B3	SOURCE	BALL

## **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

# **Typical Characteristics**








Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $ACEx^{TM}$ PowerSaver™ **FAST®** ISOPLANAR™ SuperSOT™-8 ActiveArray™  $\mathsf{PowerTrench}^{\circledR}$ SyncFET™  $FASTr^{\intercal_{M}}$ LittleFET™ Bottomless™ FPS™ QFET<sup>®</sup> TinyLogic<sup>®</sup> MICROCOUPLER™ TINYOPTO™ Build it Now™  $MicroFET^{TM}$ QSTM FRFET™ TruTranslation™ CoolFET™ MicroPak™ QT Optoelectronics™ GlobalOptoisolator™  $CROSSVOLT^{TM}$ MICROWIRE™ Quiet Series™ UHC™  $\mathsf{GTO}^\mathsf{TM}$  $\mathsf{UltraFET}^{\circledR}$ RapidConfigure™  $\mathsf{DOME}^\mathsf{TM}$ MSX™ HiSeC™  $\mathsf{EcoSPARK}^{\mathsf{TM}}$ RapidConnect™ UniFET™  $MSXPro^{TM}$  $I^2C^{TM}$ E<sup>2</sup>CMOS<sup>TM</sup>  $OCX^{TM}$ uSerDes™  $VCX^{TM}$ i-Lo™ SILENT SWITCHER® EnSigna™  $OCXPro^{TM}$ Wire™ ImpliedDisconnect™  $\mathsf{OPTOLOGIC}^{\circledR}$ SMART START™ FACT™ IntelliMAX™ OPTOPLANAR™ SPM™ FACT Quiet Series™ PACMAN™ Stealth™ Across the board. Around the world.™  $POP^{TM}$ SuperFET™ The Power Franchise® Power247™ SuperSOT™-3 Programmable Active Droop™ SuperSOT™-6 PowerEdge™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I16