

FQP12P20 200V P-Channel MOSFET

General Description

These P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switching DC/DC converters.

Features

- + -11.5A, -200V, $R_{DS(on)}$ = 0.47 Ω @V_{GS} = -10 V + Low gate charge (typical 31 nC)
- Low Crss (typical 30 pF)
- Fast switching
- · 100% avalanche tested
- · Improved dv/dt capability





Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQP12P20	Units
V _{DSS}	Drain-Source Voltage		-200	V
I _D	Drain Current - Continuous (T _C = 25°C)		-11.5	A
	- Continuous (T _C = 100°C)		-7.27	A
I _{DM}	Drain Current - Pulsed	(Note 1)	-46	А
V _{GSS}	Gate-Source Voltage		± 30	V
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	810	mJ
I _{AR}	Avalanche Current	(Note 1)	-11.5	A
E _{AR}	Repetitive Avalanche Energy	(Note 1)	12	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	-5.5	V/ns
PD	Power Dissipation (T _C = 25°C)		120	W
	- Derate above 25°C		0.96	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
TL	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

Thermal Characteristics

$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Units	Max	Тур	Parameter	Symbol
R _{0CS} Thermal Resistance, Case-to-Sink0.5	°C/W	1.04		Thermal Resistance, Junction-to-Case	$R_{ extsf{ heta}JC}$
	°C/W		0.5	Thermal Resistance, Case-to-Sink	$R_{\theta CS}$
R _{0JA} Thermal Resistance, Junction-to-Ambient 62.5	°C/W	62.5		Thermal Resistance, Junction-to-Ambient	$R_{ extsf{ heta}JA}$

©2000 Fairchild Semiconductor International

May 2000

ТМ

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = -250 μA	-200			V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu$ A, Referenced to 25°C		-		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -200 V, V _{GS} = 0 V			-1	μA
		V _{DS} = -160 V, T _C = 125°C			-10	μA
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = -30 V, V _{DS} = 0 V			-100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
On Cha	restariation					
	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = -250 μA	-3.0		-5.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = -10 V, I _D = -5.75 A		0.36	0.47	Ω
9 _{FS}	Forward Transconductance	V _{DS} = -40 V, I _D = -5.75 A (Note 4)		6.4		S
C _{iss}	Input Capacitance	V _{DS} = -25 V, V _{GS} = 0 V,		920	1200	pF
C _{oss}	Output Capacitance	f = 1.0 MHz		190	250	pF
C _{rss}	Reverse Transfer Capacitance			20		
				30	40	pF
Switch	ing Characteristics			30	40	pF
Switch t _{d(on)}	ing Characteristics Turn-On Delay Time	V _{DD} = -100 V, I _D = -11.5 A,		20	40 50	pF
Switch t _{d(on)} t _r	ing Characteristics Turn-On Delay Time Turn-On Rise Time	- V _{DD} = -100 V, I _D = -11.5 A, R _G = 25 Ω		20 195	40 50 400	pF ns ns
Switch t _{d(on)} t _r t _{d(off)}	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time	V_{DD} = -100 V, I _D = -11.5 A, R _G = 25 Ω (block 4.5)		20 195 40	40 50 400 90	pF ns ns ns
Switch t _{d(on)} t _r t _{d(off)} t _f	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time	- V _{DD} = -100 V, I _D = -11.5 A, R _G = 25 Ω (Note 4, 5)		20 195 40 60	40 50 400 90 130	pF ns ns ns
Switch $t_{d(on)}$ t_r $t_{d(off)}$ t_f Q_g	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge	$V_{DD} = -100 \text{ V, } \text{I}_{D} = -11.5 \text{ A,}$ $R_{G} = 25 \Omega$ (Note 4, 5) $V_{DS} = -160 \text{ V, } \text{I}_{D} = -11.5 \text{ A,}$	 	20 195 40 60 31	40 50 400 90 130 40	pF ns ns ns ns nC
Switch t _{d(on)} t _r t _{d(off)} t _f Q _g Q _{gs}	Image Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge	$V_{DD} = -100 \text{ V}, \text{ I}_{D} = -11.5 \text{ A},$ $R_{G} = 25 \Omega$ (Note 4, 5) $V_{DS} = -160 \text{ V}, \text{ I}_{D} = -11.5 \text{ A},$ $V_{GS} = -10 \text{ V}$	 	20 195 40 60 31 8.1	40 50 400 90 130 40 	pF ns ns ns nc nC
Switch t _{d(on)} t _r t _{d(off)} t _f Q _g Q _{gs} Q _{gd}	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = -100 \text{ V}, \text{ I}_{D} = -11.5 \text{ A},$ $R_{G} = 25 \Omega$ (Note 4, 5) $V_{DS} = -160 \text{ V}, \text{ I}_{D} = -11.5 \text{ A},$ $V_{GS} = -10 \text{ V}$ (Note 4, 5)	 	20 195 40 60 31 8.1 16	40 50 400 90 130 40 	pF ns ns ns nC nC
Switch $t_{d(on)}$ t_r $t_{d(off)}$ t_f Q_g Q_{gs} Q_{gd} Drain-S	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics an	$V_{DD} = -100 \text{ V}, \text{ I}_{D} = -11.5 \text{ A},$ $R_{G} = 25 \Omega$ (Note 4, 5) $V_{DS} = -160 \text{ V}, \text{ I}_{D} = -11.5 \text{ A},$ $V_{GS} = -10 \text{ V}$ (Note 4, 5) (Note 4, 5)	 	20 195 40 60 31 8.1 16	40 50 400 90 130 40 	pF ns ns ns nC nC
Switch $t_{d(on)}$ t_r $t_{d(off)}$ t_f Q_g Q_{gs} Q_{gd} Drain-S	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics an Maximum Continuous Drain-Source Diode	$V_{DD} = -100 \text{ V, } I_D = -11.5 \text{ A,}$ $R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = -160 \text{ V, } I_D = -11.5 \text{ A,}$ $V_{GS} = -10 \text{ V}$ (Note 4, 5) (Note	 	20 195 40 60 31 8.1 16	40 50 400 90 130 40 	pF ns ns ns nC nC A
Switch $t_{d(on)}$ t_r $t_{d(off)}$ t_f Q_g Q_{gs} Q_{gd} Drain-S I_S I_{SM}	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics an Maximum Continuous Drain-Source Diode F	$V_{DD} = -100 \text{ V, } I_D = -11.5 \text{ A,}$ $R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = -160 \text{ V, } I_D = -11.5 \text{ A,}$ $V_{GS} = -10 \text{ V}$ (Note 4, 5) (Note	 	20 195 40 60 31 8.1 16	40 50 400 90 130 40 	pF ns ns ns nC nC nC A A

 V_{GS} = 0 V, I_S = -11.5 A,

 dI_F / dt = 100 A/µs

--

(Note 4)

180

1.44

ns

μC

 Q_{rr}

t_{rr}

Notes: 1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 9.2mH, I_{AS} = -11.5A, V_{DD} = -50V, R_G = 25 Ω , Starting T_J = 25°C 3. I_{SD} \leq -11.5A, di/dt \leq 300A/µs, V_{DD} \leq BV_{DSS} Starting T_J = 25°C 4. Pulse Test : Pulse width \leq 300µs, Duty cycle \leq 2% 5. Essentially independent of operating temperature

Reverse Recovery Time

Reverse Recovery Charge

FQP12P20



Typical Characteristics





Figure 1. On-Region Characteristics









Figure 5. Capacitance Characteristics







Figure 6. Gate Charge Characteristics



©2000 Fairchild Semiconductor International



©2000 Fairchild Semiconductor International

Rev. A, May 2000



©2000 Fairchild Semiconductor International

FQP12P20



©2000 Fairchild Semiconductor International

Rev. A, May 2000

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx[™] Bottomless[™] CoolFET[™] CROSSVOLT[™] E^2 CMOS[™] FACT[™] FACT Quiet Series[™] FAST[®] FAST[®] FAST[™] GTO[™] HiSeC[™] ISOPLANAR[™] MICROWIRE[™] POP[™] PowerTrench[®] QFET[™] QS[™] Quiet Series[™] SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET[™] TinyLogic[™] UHC[™] VCX[™]

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2000 Fairchild Semiconductor International