

SEMICONDUCTOR

# HGTP12N60C3D, HGT1S12N60C3DS

Data Sheet

### December 2001

# 24A, 600V, UFS Series N-Channel IGBT with Anti-Parallel Hyperfast Diodes

This family of MOS gated high voltage switching devices combine the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25°C and 150°C. The IGBT used is the development type TA49123. The diode used in anti-parallel with the IGBT is the development type TA49188.

The IGBT is ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential.


Formerly Developmental Type TA49182.

## **Ordering Information**

PART NUMBER	PACKAGE	BRAND
HGTP12N60C3D	TO-220AB	12N60C3D
HGT1S12N60C3DS	TO-263AB	12N60C3D

NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-263 variant in Tape and Reel, i.e., HGT1S12N60C3DS9A.

# Symbol




Features

- 24A, 600V at  $T_C = 25^{\circ}C$
- Short Circuit Rating
- Low Conduction Loss
- Hyperfast Anti-Parallel Diode

## Packaging

#### JEDEC TO-220AB



FAIRCHILD CORPORATION IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.	3. PATENTS
--	------------

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,587,713
4,598,461	4,605,948	4,620,211	4,631,564	4,639,754	4,639,762	4,641,162	4,644,637
4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690	4,794,432	4,801,986
4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606	4,860,080	4,883,767
4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951	4,969,027	

## **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	ALL TYPES	UNITS
Collector to Emitter VoltageBV <sub>CES</sub>	600	V
Collector Current Continuous		
At $T_{C} = 25^{\circ}C$ $I_{C25}$	24	А
At T <sub>C</sub> = 110 <sup>o</sup> C I <sub>C110</sub>	12	А
Average Diode Forward Current at 110 <sup>o</sup> C	12	А
Collector Current Pulsed (Note 1) I <sub>CM</sub>	96	А
Gate to Emitter Voltage ContinuousV <sub>GES</sub>	±20	V
Gate to Emitter Voltage PulsedV <sub>GEM</sub>	±30	V
Switching Safe Operating Area at T <sub>J</sub> = 150 <sup>o</sup> C (Figure 14) SSOA	24A at 600V	
Power Dissipation Total at $T_C = 25^{\circ}C$ $P_D$	104	W
Power Dissipation Derating T <sub>C</sub> > 25 <sup>o</sup> C	0.83	W/ <sup>o</sup> C
Operating and Storage Junction Temperature Range $\ldots$	-40 to 150	°C
Maximum Lead Temperature for Soldering TL	260	°C
Short Circuit Withstand Time (Note 2) at V <sub>GE</sub> = 15Vtsc	4	μs
Short Circuit Withstand Time (Note 2) at V <sub>GE</sub> = 10Vt <sub>SC</sub>	13	μs

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2.  $V_{CE(PK)} = 360V$ ,  $T_J = 125^{\circ}C$ ,  $R_G = 25\Omega$ .

# **Electrical Specifications** $T_{C} = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Collector to Emitter Breakdown Voltage	BVCES	$I_{C} = 250 \mu A, V_{GE} = 0 V$		600	-	-	V
Collector to Emitter Leakage Current	ICES	V <sub>CE</sub> = BV <sub>CES</sub>	$T_C = 25^{\circ}C$	-	-	250	μΑ
			$T_{\rm C} = 150^{\rm O}{\rm C}$	-	-	2.0	mA
Collector to Emitter Saturation Voltage	V <sub>CE(SAT)</sub>	I <sub>C</sub> = I <sub>C110</sub> , V <sub>GE</sub> = 15V	$T_{\rm C} = 25^{\rm O}{\rm C}$	-	1.65	2.0	V
			T <sub>C</sub> = 150 <sup>0</sup> C	-	1.85	2.2	V
		I <sub>C</sub> = 15A, V <sub>GE</sub> = 15V	$T_{\rm C} = 25^{\rm O}{\rm C}$	-	1.80	2.2	V
			$T_{\rm C} = 150^{\rm O}{\rm C}$	-	2.0	2.4	V
Gate to Emitter Threshold Voltage	V <sub>GE(TH)</sub>	$I_C = 250 \mu A$ , $V_{CE} = V_{GE}$	I	3.0	5.0	6.0	V
Gate to Emitter Leakage Current	I <sub>GES</sub>	$V_{GE} = \pm 20V$		-	-	±100	nA
Switching SOA	SSOA	$\begin{array}{l} {T_{J}} = 150^{0}C, \\ {V_{GE}} = 15V, \\ {R_{G}} = 25\Omega, \\ {L} = 100\muH \end{array}$	V <sub>CE(PK)</sub> = 480V	80	-	-	А
			V <sub>CE(PK)</sub> = 600V	24	-	-	A
Gate to Emitter Plateau Voltage	V <sub>GEP</sub>	I <sub>C</sub> = I <sub>C110</sub> , V <sub>CE</sub> = 0.5 BV <sub>CES</sub>		-	7.6	-	V
On-State Gate Charge	Q <sub>g(ON)</sub>	$I_{\rm C} = I_{\rm C110},$	V <sub>GE</sub> = 15V	-	48	55	nC
		$V_{CE} = 0.5 BV_{CES}$	V <sub>GE</sub> = 20V	-	62	71	nC
Current Turn-On Delay Time	<sup>t</sup> d(ON)I	$T_{J} = 150^{O}C,$	T <sub>J</sub> = 150 <sup>o</sup> C,		28	-	ns
Current Rise Time	t <sub>ri</sub>	I <sub>CE</sub> = I <sub>C110,</sub> V <sub>CE(PK)</sub> = 0.8 BV <sub>CES,</sub>		-	20	-	ns
Current Turn-Off Delay Time	<sup>t</sup> d(OFF)I	V <sub>GE</sub> = 15V,		-	270	400	ns
Current Fall Time	t <sub>fi</sub>	R <sub>G</sub> = 25Ω, L = 100μH		-	210	275	ns
Turn-On Energy	E <sub>ON</sub>	1		-	380	-	μJ
Turn-Off Energy (Note 3)	E <sub>OFF</sub>	1		-	900	-	μJ
Diode Forward Voltage	V <sub>EC</sub>	I <sub>EC</sub> = 12A		-	1.7	2.1	V

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Diode Reverse Recovery Time	t <sub>rr</sub>	$I_{EC}$ = 12A, $dI_{EC}/dt$ = 200A/µs	-	32	40	ns
		I <sub>EC</sub> = 1.0A, dI <sub>EC</sub> /dt = 200A/μs	-	23	30	ns
Thermal Resistance	R <sub>θJC</sub>	IGBT	-	-	1.2	°C/W
		Diode	-	-	1.9	°C/W

## 

NOTE:

 Turn-Off Energy Loss (E<sub>OFF</sub>) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse, and ending at the point where the collector current equals zero (I<sub>CE</sub> = 0A). This family of devices was tested per JEDEC Standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss. Turn-On losses include losses due to diode recovery.

# Typical Performance Curves




FIGURE 1. TRANSFER CHARACTERISTICS




FIGURE 3. COLLECTOR TO EMITTER ON-STATE VOLTAGE




FIGURE 2. SATURATION CHARACTERISTICS






FIGURE 4. COLLECTOR TO EMITTER ON-STATE VOLTAGE


## Typical Performance Curves (Continued)
















FIGURE 6. SHORT CIRCUIT WITHSTAND TIME





FIGURE 8. TURN OFF DELAY TIME vs COLLECTOR TO EMITTER CURRENT





#### Typical Performance Curves (Continued)





FIGURE 11. TURN ON ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT



I<sub>CE</sub>, COLLECTOR TO EMITTER CURRENT (A)

FIGURE 13. OPERATING FREQUENCY vs COLLECTOR TO EMITTER CURRENT




FIGURE 15. CAPACITANCE vs COLLECTOR TO EMITTER VOLTAGE




FIGURE 12. TURN OFF ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT




FIGURE 14. SWITCHING SAFE OPERATING AREA




FIGURE 16. GATE CHARGE WAVEFORMS

## Typical Performance Curves (Continued)




FIGURE 17. IGBT NORMALIZED TRANSIENT THERMAL IMPEDANCE, JUNCTION TO CASE




FIGURE 18. DIODE FORWARD CURRENT vs FORWARD VOLTAGE DROP




FIGURE 19. RECOVERY TIMES vs FORWARD CURRENT



Test Circuit and Waveform





FIGURE 20. INDUCTIVE SWITCHING TEST CIRCUIT



#### FIGURE 21. SWITCHING TEST WAVEFORMS

# Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "ECCOSORBD™ LD26" or equivalent.
- 2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means, for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.
- Gate Voltage Rating Never exceed the gate-voltage rating of V<sub>GEM</sub>. Exceeding the rated V<sub>GE</sub> can result in permanent damage to the oxide layer in the gate region.
- 6. Gate Termination The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- 7. **Gate Protection** These devices do not have an internal monolithic Zener Diode from gate to emitter. If gate protection is required, an external Zener is recommended.

# **Operating Frequency Information**

Operating frequency information for a typical device (Figure 13) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current ( $I_{CE}$ ) plots are possible using the information shown for a typical unit in Figures 4, 7, 8, 11 and 12. The operating frequency plot (Figure 13) of a typical device shows  $f_{MAX1}$  or  $f_{MAX2}$  whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 $f_{MAX1}$  is defined by  $f_{MAX1} = 0.05/(t_{D(OFF)I} + t_{D(ON)I})$ . Deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible.  $t_{D(OFF)I}$  and  $t_{D(ON)I}$  are defined in Figure 21.

Device turn-off delay can establish an additional frequency limiting condition for an application other than  $T_{JM}$ .  $t_{D(OFF)I}$  is important when controlling output ripple under a lightly loaded condition.

 $f_{MAX2}$  is defined by  $f_{MAX2}$  =  $(P_D - P_C)/(E_{OFF} + E_{ON})$ . The allowable dissipation  $(P_D)$  is defined by  $P_D$  =  $(T_{JM} - T_C)/R_{\theta JC}$ . The sum of device switching and conduction losses must not exceed  $P_D$ . A 50% duty factor was used (Figure 13) and the conduction losses  $(P_C)$  are approximated by  $P_C = (V_{CE} \times I_{CE})/2$ .

 $E_{ON}$  and  $E_{OFF}$  are defined in the switching waveforms shown in Figure 21.  $E_{ON}$  is the integral of the instantaneous power loss ( $I_{CE} \times V_{CE}$ ) during turn-on and  $E_{OFF}$  is the integral of the instantaneous power loss during turn-off. All tail losses are included in the calculation for  $E_{OFF}$ ; i.e., the collector current equals zero ( $I_{CE} = 0$ ).

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DenseTrench™ DOME™ **EcoSPARK™** E<sup>2</sup>CMOS<sup>™</sup> EnSigna™ FACT™ FACT Quiet Series™ FAST ® FASTr™ FRFET™ GlobalOptoisolator<sup>™</sup> POP<sup>™</sup> GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

**OPTOLOGIC™** OPTOPLANAR™ PACMAN™ Power247™ PowerTrench<sup>®</sup> QFET™ QS™ QT Optoelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENT SWITCHER®

SMART START™ VCX™ STAR\*POWER™ Stealth™ SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 SyncFET™ TinyLogic™ TruTranslation<sup>™</sup> UHC™ UltraFET<sup>®</sup>

STAR\*POWER is used under license

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

**Definition of Terms** 

Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	In Design First Production Full Production