

Vishay Siliconix

RoHS³


COMPLIANT HALOGEN

FREE



Power MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	100					
R _{DS(on)} (Ω)	$V_{GS} = 10 V$	0.077				
Q _g (Max.) (nC)	72					
Q _{gs} (nC)	11					
Q _{gd} (nC)	32					
Configuration	Single					



FEATURES

- Halogen-free According to IEC 61249-2-21
 Definition
- Surface Mount
- Available in Tape and Reel
- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- 175 °C Operating Temperature
- Fast Switching
- Ease of Paralleling
- Compliant to RoHS Directive 2002/95/EC

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The D²PAK (TO-263) is a surface mount power package capable of accommodating die size up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D²PAK (TO-263) is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application.

ORDERING INFORMATION							
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	D ² PAK (TO-263)				
Lead (Pb)-free and Halogen-free	SiHF540S-GE3	SiHF540STRL-GE3 ^a	SiHF540STRR-GE3 ^a				
Lood (Pb) free	IRF540SPbF	IRF540STRLPbF ^a	IRF540STRRPbF ^a				
Lead (Pb)-free	SiHF540S-E3	SiHF540STL-E3ª	SiHF540STR-E3 ^a				

Note a. See device orientation.

PARAMETER	SYMBOL	LIMIT	UNIT			
Drain-Source Voltage	V _{DS}	100	V			
Gate-Source Voltage	V _{GS}	± 20	V			
Continuous Drain Current	V_{GS} at 10 V $T_C = 25 \degree C$			28	1	
Continuous Drain Current	VGS at 10 V	T _C = 100 °C	I _D	20	A	
Pulsed Drain Current ^a			I _{DM}	110		
Linear Derating Factor			1.0	W/°C		
Linear Derating Factor (PCB Mount) ^e	-	0.025	W/ C			
Single Pulse Avalanche Energy ^b		E _{AS}	230	mJ		
Avalanche Current ^a			I _{AR}	28	А	
Repetitive Avalanche Energy ^a			E _{AR}	15	mJ	
Maximum Power Dissipation	D-	150	w			
Maximum Power Dissipation (PCB Mount) ^e	T _A =	25 °C	P _D	3.7	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	
Peak Diode Recovery dV/dt ^c		dV/dt	5.5	V/ns		
Operating Junction and Storage Temperature Rang	е		T _J , T _{stg}	- 55 to + 175	°C	
Soldering Recommendations (Peak Temperature)	10 s		300 ^d			

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = 25 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 440 µH, $R_g = 25 \Omega$, $I_{AS} = 28 \text{ A}$ (see fig. 12).

c. $I_{SD} \le 28$ A, dl/dt ≤ 170 A/µs, $V_{DD} \le V_{DS}$, $T_{J} \le 175$ °C.

d. 1.6 mm from case.

e. When mounted on 1" square PCB (FR-4 or G-10 material).

* Pb containing terminations are not RoHS compliant, exemptions may apply

Document Number: 91022 S11-1046-Rev. D, 30-May-11 www.vishay.com

Vishay Siliconix



THERMAL RESISTANCE RATINGS							
PARAMETER	SYMBOL	TYP.	MAX.	UNIT			
Maximum Junction-to-Ambient	R _{thJA}	-	62				
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	40	°C/W			
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.0				

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS}	$V_{GS} = 0, I_D = 250 \ \mu A$			-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference to 25 °C, $I_D = 1 \text{ mA}$		-	0.13	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$		2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	,	$V_{GS} = \pm 20 \text{ V}$		-	± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =	$V_{DS} = 100 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$		-	25	
Zero Gate voltage Drain Gurrent		V _{DS} = 80 V,	$V_{GS} = 0 V, T_{J} = 150 \ ^{\circ}C$	-	-	250	μA
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 10 V$	I _D = 17 A ^b	-	-	0.077	Ω
Forward Transconductance	9 _{fs}	V _{DS} =	= 50 V, I _D = 17 A ^b	8.7	-	-	S
Dynamic							
Input Capacitance	C _{iss}		$V_{GS} = 0 V$,	-	1700	-	
Output Capacitance	C _{oss}		$V_{DS} = 25 V,$	-	560	-	pF
Reverse Transfer Capacitance	C _{rss}	t = 1.	.0 MHz, see fig. 5	-	120	-	
Total Gate Charge	Qg			-	-	72	nC
Gate-Source Charge	Q _{gs}	$V_{GS} = 10 V$	$I_D = 17 \text{ A}, V_{DS} = 80 \text{ V},$ see fig. 6 and 13 ^b	-	-	11	
Gate-Drain Charge	Q _{gd}			-	-	32	
Turn-On Delay Time	t _{d(on)}			-	11	-	
Rise Time	t _r		= 50 V, I _D = 17 A,	-	44	-	ns
Turn-Off Delay Time	t _{d(off)}		$R_D = 2.9 \Omega$, see fig. 10 ^b	-	53	-	
Fall Time	t _f			-	43	-	
Internal Drain Inductance	L _D		Between lead, 6 mm (0.25") from package and center of die contact		4.5	-	nH
Internal Source Inductance	L _S				7.5	-	
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	showing the	MOSFET symbol		-	28	Α
Pulsed Diode Forward Current ^a	I _{SM}	integral revers p - n junction		-	-	110	A
Body Diode Voltage	V _{SD}	T _J = 25 °C	C, I _S = 28 A, V _{GS} = 0 V ^b	-	-	2.5	V
Body Diode Reverse Recovery Time	t _{rr}	T 05.00 i		-	180	360	ns
Body Diode Reverse Recovery Charge	Q _{rr}	$I_{\rm J} = 25 {}^{\circ}{\rm C}, I_{\rm F}$	= 17 A, dl/dt = 100 A/µs ^b	-	1.3	2.8	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is do				vle and	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.

www.vishay.com 2 Document Number: 91022 S11-1046-Rev. D, 30-May-11



Vishay Siliconix






Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, $T_C = 175 \ ^{\circ}C$




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area

Document Number: 91022 S11-1046-Rev. D, 30-May-11



Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms





Fig. 12c - Maximum Avalanche Energy vs. Drain Current








Fig. 13b - Gate Charge Test Circuit

www.vishay.com 6 Document Number: 91022 S11-1046-Rev. D, 30-May-11



IRF540S, SiHF540S **Vishay Siliconix**

Peak Diode Recovery dV/dt Test Circuit




Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91022.

Document Number: 91022 S11-1046-Rev. D, 30-May-11

H

A1

B

Gauge plane

L3

Detail "A" Rotated 90° CW scale 8:1

0° to 8° **Vishay Siliconix**

Seating plane

TO-263AB (HIGH VOLTAGE)

∕3 ⁄4 A

н

∕₅∖

Detail A

(Datum A)

D

 $\underline{4}$ 11

	2	-	Y 2 x b2 2 x b ⊕ 0.010 @ A(■ ating 5 b1, b b1, b b1, b c) c) c) c) c) c) c) c) c) c)	$\begin{array}{c} c_{1} \\ c_{1} \\ c_{2} \\ c_{3} \\ c_{4} \\ c_{5} \\ c_{5} \\ c_{7} \\$	a - 1		Ū.	1 <u>4</u>	
	MILLIN	IETERS	INCHES				MILLIMETERS		INCHES	
DIM.	MIN.	MAX.	MIN.	MAX.		DIM.	MIN.	MAX.	MIN.	MAX.
А	4.06	4.83	0.160	0.190		D1	6.86	-	0.270	-
				0.010		-		10.07	0.000	0.420
A1	0.00	0.25	0.000	0.010		E	9.65	10.67	0.380	0.120
A1 b	0.00 0.51	0.25 0.99	0.000	0.010		E1	9.65 6.22	- 10.67	0.380	-
							6.22	- 10.67 - BSC	0.245	- BSC
b	0.51	0.99	0.020	0.039		E1	6.22	-	0.245	-
b b1	0.51 0.51	0.99 0.89	0.020 0.020	0.039 0.035		E1 e	6.22 2.54	- BSC	0.245	-) BSC
b b1 b2	0.51 0.51 1.14	0.99 0.89 1.78	0.020 0.020 0.045	0.039 0.035 0.070		E1 e H	6.22 2.54 14.61	- BSC 15.88	0.245 0.100 0.575	-) BSC 0.625
b b1 b2 b3	0.51 0.51 1.14 1.14	0.99 0.89 1.78 1.73	0.020 0.020 0.045 0.045	0.039 0.035 0.070 0.068		E1 e H L	6.22 2.54 14.61 1.78	- BSC 15.88 2.79	0.245 0.100 0.575 0.070	- 0 BSC 0.625 0.110
b b1 b2 b3 c	0.51 0.51 1.14 1.14 0.38	0.99 0.89 1.78 1.73 0.74	0.020 0.020 0.045 0.045 0.015	0.039 0.035 0.070 0.068 0.029		E1 e H L L1	6.22 2.54 14.61 1.78 - -	- BSC 15.88 2.79 1.65	0.245 0.100 0.575 0.070 - -	- 0 BSC 0.625 0.110 0.066
b b1 b2 b3 c c1	0.51 0.51 1.14 1.14 0.38 0.38	0.99 0.89 1.78 1.73 0.74 0.58	0.020 0.020 0.045 0.045 0.015 0.015	0.039 0.035 0.070 0.068 0.029 0.023		E1 e H L L1 L2	6.22 2.54 14.61 1.78 - -	- BSC 15.88 2.79 1.65 1.78	0.245 0.100 0.575 0.070 - -	- 0 BSC 0.625 0.110 0.066 0.070

А

Notes

1. Dimensioning and tolerancing per ASME Y14.5M-1994.

2. Dimensions are shown in millimeters (inches).

3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.

4. Thermal PAD contour optional within dimension E, L1, D1 and E1.

5. Dimension b1 and c1 apply to base metal only.

6. Datum A and B to be determined at datum plane H.

7. Outline conforms to JEDEC outline to TO-263AB.



www.vishay.com

1



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.