





20

LM5109B

SNVS477C-FEBRUARY 2007-REVISED JANUARY 2016

LM5109B High Voltage 1-A Peak Half-Bridge Gate Driver

Technical

Documents

Sample &

Buy

1 Features

- Drives Both a High-Side and Low-Side N-Channel MOSFET
- 1-A Peak Output Current (1.0-A Sink and 1.0-A Source)
- Inputs Compatible With Independent TTL and CMOS
- Bootstrap Supply Voltage to 108-V DC
- Fast Propagation Times (30 ns Typical)
- Drives 1000-pF Load With 15-ns Rise and Fall Times
- Excellent Propagation Delay Matching (2 ns Typical)
- Supply Rail Undervoltage Lockout
- Low Power Consumption
- 8-Pin SOIC and Thermally-Enhanced 8-Pin WSON Package

2 Applications

- Current-Fed, Push-Pull Converters
- Half- and Full-Bridge Power Converters
- Solid-State Motor Drives
- Two-Switch Forward Power Converters

3 Description

Tools &

Software

The LM5109B device is a cost-effective, high-voltage gate driver designed to drive both the high-side and the low-side N-channel MOSFETs in a synchronous buck or a half-bridge configuration. The floating high-side driver is capable of working with rail voltages up to 90 V. The outputs are independently controlled with cost-effective TTL and CMOS-compatible input thresholds. The robust level shift technology operates at high speed while consuming low power and providing clean level transitions from the control input logic to the high-side gate driver. Undervoltage lockout is provided on both the low-side and the high-side power rails. The device is available in the 8-pin SOIC and thermallyenhanced 8-pin WSON packages.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
LM5109B	SOIC (8)	4.90 mm × 3.91 mm	
LIVIDTU9D	WSON (8)	4.00 mm × 4.00 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

VCC RBoot VIN VDD HB HB HB HB HC HI LM5109 HS LOAD LI VSS LOAD

Simplified Application Diagram

Table of Contents

1	Feat	ures 1
2	Арр	lications 1
3	Des	cription 1
4	Revi	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics 5
	6.6	Switching Characteristics 6
	6.7	Typical Characteristics 7
7	Deta	ailed Description
	7.1	Overview
	7.2	Functional Block Diagram 9
	7.3	Feature Description9

	7.4	Device Functional Modes 10
	7.5	HS Transient Voltages Below Ground 10
8	App	lication and Implementation 11
	8.1	Application Information 11
	8.2	Typical Application 11
9	Pow	er Supply Recommendations15
10	Lay	out
	10.1	Layout Guidelines 16
	10.2	Layout Example 16
11	Dev	ice and Documentation Support 17
	11.1	Documentation Support 17
	11.2	Community Resources 17
	11.3	Trademarks 17
	11.4	Electrostatic Discharge Caution 17
	11.5	Glossary 17
12		hanical, Packaging, and Orderable mation

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (March 2013) to Revision C

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
	Mechanical, Packaging, and Orderable Information section1

Changes from Revision A (March 2013) to Revision B

Changed layout of National Data Sheet to TI format 1



www.ti.com


Page

Page



LM5109B SNVS477C – FEBRUARY 2007 – REVISED JANUARY 2016

5 Pin Configuration and Functions



Pin Functions

PIN			DESCRIPTION
NO. ⁽¹⁾	NAME	TYPE ⁽²⁾	DESCRIPTION
1	V _{DD}	Р	Positive gate drive supply – Locally decouple to $V_{\mbox{SS}}$ using low ESR and ESL capacitor located as close to IC as possible.
2	н	I	High-side control input – The HI input is compatible with TTL and CMOS input thresholds. Unused HI input must be tied to ground and not left open.
3	LI	I	Low-side control input – The LI input is compatible with TTL and CMOS input thresholds. Unused LI input must be tied to ground and not left open.
4	V _{SS}	G	Ground – All signals are referenced to this ground.
5	LO	0	Low-side gate driver output - Connect to the gate of the low-side N-MOS device.
6	HS	Р	High-side source connection – Connect to the negative terminal of the bootstrap capacitor and to the source of the high-side N-MOS device.
7	HO	0	High-side gate driver output – Connect to the gate of the high-side N-MOS device.
8	НВ	Р	High-side gate driver positive supply rail – Connect the positive terminal of the bootstrap capacitor to HB and the negative terminal of the bootstrap capacitor to HS. The bootstrap capacitor must be placed as close to IC as possible.

(1) For 8-pin WSON package, TI recommends that the exposed pad on the bottom of the package be soldered to ground plane on the PCB and the ground plane must extend out from underneath the package to improve heat dissipation.

(2) G = Ground, I = Input, O = Output, and P = Power

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
V _{DD} to V _{SS}	-0.3	18	V
HB to HS	-0.3	18	V
LI or HI to V _{SS}	-0.3	V _{DD} + 0.3	V
LO to V _{SS}	-0.3	V _{DD} + 0.3	V
HO to V _{SS}	V _{HS} – 0.3	V _{HB} + 0.3	V
HS to $V_{SS}^{(2)}$	-5	90	V
HB to V _{SS}		108	V
Junction temperature	-40	150	°C
Storage temperature, T _{stg}	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) In the application the HS node is clamped by the body dide of the external lower N-MOSFET, therefore the HS voltage will generally not exceed –1 V. However in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently. If negative transients occur on HS, the HS voltage must never be more negative than V_{DD} – 15 V. For example, if V_{DD} = 10 V, the negative transients at HS must not exceed –5 V.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatia discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1500	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
V _{DD}	8	14	V
HS ⁽¹⁾	-1	90	V
НВ	V _{HS} + 8	V _{HS} + 14	V
HS slew rate		50	V/ns
Junction temperature	-40	125	°C

(1) In the application, the HS node is clamped by the body diode of the external lower N-MOSFET, therefore the HS voltage will generally not exceed –1 V. However in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently. If negative transients occur on HS, the HS voltage must never be more negative than V_{DD} – 15 V. For example, if V_{DD} = 10 V, the negative transients at HS must not exceed –5 V.

6.4 Thermal Information

www.ti.com

		LM		
	THERMAL METRIC ⁽¹⁾	D (SOIC)	NGT (WSON)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	117.6	42.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	64.9	34.0	°C/W
R _{0JB}	Junction-to-board thermal resistance	58.1	19.3	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	17.4	0.4	°C/W
Ψјв	Junction-to-board characterization parameter	57.6	19.5	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	-	8.1	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

 $T_{\rm J}$ = 25°C (unless otherwise specified), $V_{\rm DD}$ = $V_{\rm HB}$ = 12 V, $V_{\rm SS}$ = $V_{\rm HS}$ = 0 V, No Load on LO or HO

	PARAMETER	TEST CONDITIO	DNS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENTS						
	N/ avianant averat		$T_J = 25^{\circ}C$		0.3		A
I _{DD}	V _{DD} quiescent current	LI = HI = 0 V	$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.6	mA
	V/ epoceting current		$T_J = 25^{\circ}C$		1.8		
IDDO	V _{DD} operating current	f = 500 kHz	$T_J = -40^{\circ}C$ to $125^{\circ}C$			2.9	mA
	Total HP quippoant ourrent	LI = HI = 0 V	$T_J = 25^{\circ}C$		0.06		س ۸
I _{HB}	Total HB quiescent current		$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.2	mA
	Total HP operating ourrant	f = 500 kHz	$T_J = 25^{\circ}C$		1.4		س ۸
I _{HBO}	Total HB operating current	1 = 500 KHZ	$T_J = -40^{\circ}C$ to $125^{\circ}C$			2.8	mA
	HP to // ourrent guipepent	V _{HS} = V _{HB} = 90 V	$T_J = 25^{\circ}C$		0.1		
I _{HBS}	HB to V_{SS} current, quiescent	$v_{\text{HS}} = v_{\text{HB}} = 90$ v	$T_J = -40^{\circ}C$ to $125^{\circ}C$			10	μA
I _{HBSO}	HB to V_{SS} current, operating	f = 500 kHz			0.5		mA
INPUT I	PINS LI AND HI						
V _{IL}	Low level input voltage threshold	$T_{J} = 25^{\circ}C$ $T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$			1.8		V
۷IL	Low level input voltage tilleshold			0.8			v
V	High lovel input veltage threshold	$T_J = 25^{\circ}C$			1.8		V
V _{IH}	High level input voltage threshold	$T_J = -40^{\circ}C$ to 125°C				2.2	v
Р	Input pulldown resistance	$T_{J} = 25^{\circ}C$ $T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$			200		kΩ
RI	Input pulldown resistance			100		500	K12
UNDER	VOLTAGE PROTECTION						
V	V _{DD} rising threshold	nold $V_{DDR} = V_{DD} - V_{SS}$	$T_J = 25^{\circ}C$		6.7		V
V _{DDR}			$T_J = -40^{\circ}C$ to $125^{\circ}C$	6.0		7.4	v
V _{DDH}	V _{DD} threshold hysteresis				0.5		V
V	UP rising threshold	V _{HBR} = V _{HB} – V _{HS}	$T_J = 25^{\circ}C$		6.6		V
V_{HBR}	HB rising threshold	$v_{HBR} = v_{HB} - v_{HS}$	$T_J = -40^{\circ}C$ to $125^{\circ}C$	5.7		7.1	v
V_{HBH}	HB threshold hysteresis				0.4		V
LO GAT	TE DRIVER						
V		1 - 100 = 0.01	$T_J = 25^{\circ}C$		0.38		V
V _{OLL}	Low-level output voltage	I_{LO} = 100 mA, V_{OHL} = $V_{LO} - V_{SS}$	$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.65	v
V	High-level output voltage	$h_{1} = -100 \text{ m} (1 + 1) = 1/2$	$T_J = 25^{\circ}C$		0.72		V
V _{OHL}		$I_{LO} = -100 \text{ mA}, V_{OHL} = V_{DD} - V_{LO}$	$T_J = -40^{\circ}C$ to $125^{\circ}C$			1.2	v
I _{OHL}	Peak pullup current	$V_{LO} = 0 V$			1		А
I _{OLL}	Peak pulldown current	V _{LO} = 12 V			1		А

Copyright © 2007–2016, Texas Instruments Incorporated

INSTRUMENTS

EXAS

www.ti.com

Electrical Characteristics (continued)

 T_{J} = 25°C (unless otherwise specified), V_{DD} = V_{HB} = 12 V, V_{SS} = V_{HS} = 0 V, No Load on LO or HO

	PARAMETER	TEST CONDITIC	ONS	MIN T	P MAX	UNIT			
HO GAT	HO GATE DRIVER								
V _{OLH} Low-level output voltage		I _{HO} = 100 mA, V _{OLH} = V _{HO} – V _{HS}	$T_J = 25^{\circ}C$	0.	38	V			
	Low-level output voltage	$T_{HO} = T_{HO} T_{HO} + V_{HO} + V_{HO} + V_{HS}$	$T_J = -40^{\circ}C$ to $125^{\circ}C$		0.65	v			
.,	LP-b lassel as tractice frame		$T_J = 25^{\circ}C$		72	V			
V _{OHH}	High-level output voltage	I_{HO} = -100 mA, V_{OHH} = $V_{HB} - V_{HO}$	$T_J = -40^{\circ}C$ to $125^{\circ}C$		1.2	v			
I _{OHH}	Peak pullup current	$V_{HO} = 0 V$			1	А			
I _{OLH}	Peak pulldown current	V _{HO} = 12 V			1	А			

6.6 Switching Characteristics

 T_{J} = 25°C (unless otherwise specified), V_{DD} = V_{HB} = 12 V, V_{SS} = V_{HS} = 0 V, No Load on LO or HO

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
t	Lower turnoff propagation delay (LI falling to LO falling)	$T_J = 25^{\circ}C$	30		ns
t _{LPHL}		$T_J = -40^{\circ}C$ to $125^{\circ}C$		56	115
+	Upper turnoff propagation delay	$T_J = 25^{\circ}C$	30		
t _{HPHL}	(HI falling to HO falling)	$T_J = -40^{\circ}C$ to $125^{\circ}C$		56	ns
	Lower turnon propagation delay	$T_J = 25^{\circ}C$	32		
t _{LPLH}	(LI rising to LO rising)	$T_J = -40^{\circ}C$ to $125^{\circ}C$		56	ns
	Upper turnon propagation delay (HI rising to HO rising)	$T_J = 25^{\circ}C$	32		
t _{HPLH}		$T_J = -40^{\circ}C$ to $125^{\circ}C$		56	ns
	Delay matching: Lower turnon and upper	$T_J = 25^{\circ}C$	2		
t _{MON}	turnoff	$T_J = -40^{\circ}C$ to $125^{\circ}C$		15	ns
	Delay matching: Lower turnoff and upper	$T_J = 25^{\circ}C$	2		
t _{MOFF}	turnon	$T_J = -40^{\circ}C$ to $125^{\circ}C$		15	ns
t _{RC} , t _{FC}	Either output rise and fall time	C _L = 1000 pF	15		ns
t _{PW}	Minimum input pulse width that changes the output		50		ns





Figure 1.	Typical	Test	Timing	Diagram
-----------	---------	------	--------	---------




6.7 Typical Characteristics





Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The LM5109B is a cost-effective, high-voltage gate driver designed to drive both the high-side and the low-side N-channel FETs in a synchronous buck or a half-bridge configuration. The outputs are independently controlled with TTL and CMOS-compatible input thresholds. The floating high-side driver is capable of working with HB voltage up to 108 V. An external high-voltage diode must be provided to charge high-side gate drive bootstrap capacitor. A robust level shifter operates at high speed while consuming low power and providing clean level transitions from the control logic to the high-side gate driver. Undervoltage lockout (UVLO) is provided on both the low-side and the high-side power rails.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Start-Up and UVLO

Both top and bottom drivers include UVLO protection circuitry which monitors the supply voltage (V_{DD}) and bootstrap capacitor voltage (V_{HB-HS}) independently. The UVLO circuit inhibits each output until sufficient supply voltage is available to turn on the external MOSFETs, and the built-in UVLO hysteresis prevents chattering during supply voltage variations. When the supply voltage is applied to the VDD pin of the LM5109B, the top and bottom gates are held low until V_{DD} exceeds the UVLO threshold, typically about 6.7 V. Any UVLO condition on the bootstrap capacitor (V_{HB-HS}) will only disable the high-side output (HO).

CONDITION (V _{HB-HS} > V _{HBR})	н	LI	НО	LO					
V _{DD} -V _{SS} < V _{DDR} during device start-up	Н	L	L	L					
V _{DD} -V _{SS} < V _{DDR} during device start-up	L	Н	L	L					
V _{DD} -V _{SS} < V _{DDR} during device start-up	н	Н	L	L					
V _{DD} -V _{SS} < V _{DDR} during device start-up	L	L	L	L					
V_{DD} - V_{SS} < V_{DDR} – V_{DDH} after device start-up	н	L	L	L					
V_{DD} - V_{SS} < V_{DDR} – V_{DDH} after device start-up	L	Н	L	L					
V_{DD} - V_{SS} < V_{DDR} – V_{DDH} after device start-up	Н	Н	L	L					
V_{DD} - V_{SS} < V_{DDR} – V_{DDH} after device start-up	L	L	L	L					

Table 1. VDD UVLO Feature Logic Operation

INSTRUMENTS

www.ti.com

CONDITION ($V_{DD} > V_{DDR}$)	н	LI	НО	LO					
V _{HB-HS} < V _{HBR} during device start-up	Н	L	L	L					
V _{HB-HS} < V _{HBR} during device start-up	L	Н	L	Н					
V _{HB-HS} < V _{HBR} during device start-up	н	Н	L	Н					
V _{HB-HS} < V _{HBR} during device start-up	L	L	L	L					
$V_{HB-HS} < V_{HBR} - V_{HBH}$ after device start-up	Н	L	L	L					
$V_{HB-HS} < V_{HBR} - V_{HBH}$ after device start-up	L	Н	L	Н					
$V_{HB-HS} < V_{HBR} - V_{HBH}$ after device start-up	н	Н	L	Н					
V _{HB-HS} < V _{HBR} – V _{HBH} after device start-up	L	L	L	L					

Table 2. VHB-HS UVLO Feature Logic Operation

7.3.2 Level Shift

The level shift circuit is the interface from the high-side input to the high-side driver stage which is referenced to the switch node (HS). The level shift allows control of the HO output which is referenced to the HS pin and provides excellent delay matching with the low-side driver.

7.3.3 Output Stages

The output stages are the interface to the power MOSFETs in the power train. High slew rate, low resistance, and high-peak current capability of both outputs allow for efficient switching of the power MOSFETs. The low-side output stage is referenced to VSS and the high-side is referenced to HS.

7.4 Device Functional Modes

The device operates in normal mode and UVLO mode. See *Start-Up and UVLO* for more information on UVLO operation mode. In normal mode when the V_{DD} and V_{HB-HS} are above UVLO threshold, the output stage is dependent on the states of the HI and LI pins. The output HO and LO will be low if input state is floating.

		-	
HI	LI	HO ⁽¹⁾	LO ⁽²⁾
L	L	L	L
L	н	L	н
Н	L	Н	L
Н	Н	Н	Н
Floating	Floating	L	L

Table 3. INPUT and OUTPUT Logic Table

(1) HO is measured with respect to the HS.

(2) LO is measured with respect to the VSS.

7.5 HS Transient Voltages Below Ground

The HS node will always be clamped by the body diode of the lower external FET. In some situations, board resistances and inductances can cause the HS node to transiently swing several volts below ground. The HS node can swing below ground provided:

- 1. HS must always be at a lower potential than HO. Pulling HO more than -0.3 V below HS can activate parasitic transistors resulting in excessive current flow from the HB supply, possibly resulting in damage to the IC. The same relationship is true with LO and VSS. If necessary, a Schottky diode can be placed externally between HO and HS or LO and GND to protect the IC from this type of transient. The diode must be placed as close to the IC pins as possible to be effective.
- 2. HB to HS operating voltage must be 15 V or less. Hence, if the HS pin transient voltage is –5 V, VDD must be ideally limited to 10 V to keep HB to HS below 15 V.
- 3. Low-ESR bypass capacitors from HB to HS and from VDD to VSS are essential for proper operation. The capacitor must be located at the leads of the IC to minimize series inductance. The peak currents from LO and HO can be quite large. Any series inductances with the bypass capacitor will cause voltage ringing at the leads of the IC which must be avoided for reliable operation.



8 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

To operate power MOSFETs at high switching frequencies and to reduce associated switching losses, a powerful gate driver is employed between the PWM output of controller and the gates of the power semiconductor devices. Also, gate drivers are indispensable when it is impossible for the PWM controller to directly drive the gates of the switching devices. With the advent of digital power, this situation is often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which cannot effectively turn on a power switch. Level shift circuit is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN and PNP bipolar transistors in totem-pole arrangement prove inadequate with digital power because they lack level-shifting capability. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also find other needs such as minimizing the effect of high-frequency switching noise (by placing the high-current driver IC physically close to the power switch), driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses from the controller into the driver.

The LM5109B is the high-voltage gate drivers designed to drive both the high-side and low-side N-channel MOSFETs in a half-bridge configuration, full-bridge configuration, or in a synchronous buck circuit. The floating high-side driver is capable of operating with supply voltages up to 90 V. This allows for N-channel MOSFETs control in half-bridge, full-bridge, push-pull, two-switch forward and active clamp topologies. The outputs are independently controlled. Each channel is controlled by its respective input pins (HI and LI), allowing full and independent flexibility to control ON and OFF-time of the output.



8.2 Typical Application

Figure 14. LM5109B Driving MOSFETs in a Half-Bridge Converter

SNVS477C - FEBRUARY 2007 - REVISED JANUARY 2016

Table 4 lists the design parameters of the LM5109B.

Typical Application (continued)

8.2.1 Design Requirements

8.2.2	Detailed	Design	Procedure

8.2.2.1 Select Bootstrap and VDD Capacitor

The bootstrap capacitor must maintain the V_{HB-HS} voltage above the UVLO threshold for normal operation. Calculate the maximum allowable drop across the bootstrap capacitor with Equation 1.

$$\Delta V_{HB} = V_{DD} - V_{DH} - V_{HBL} = 10 \text{ V} - 1 \text{ V} - 6.7 \text{ V} = 2.3 \text{ V}$$

where

LM5109B

- ٠ V_{DD} = Supply voltage of the gate drive IC
- V_{DH} = Bootstrap diode forward voltage drop
- $V_{HBL} = V_{HBRmax} V_{HBH}$, HB falling threshold

Then, the total charge needed per switching cycle is estimated by Equation 2.

PARAMETER

Gate Driver

MOSFET

 V_{DD}

 Q_{G}

f_{SW}

$$Q_{\text{Total}} = Q_{\text{G}} + I_{\text{HBS}} \times \frac{D_{\text{Max}}}{f_{\text{SW}}} + \frac{I_{\text{HB}}}{f_{\text{SW}}} = 17 \text{ nC} + 10 \mu\text{A} \times \frac{0.95}{500 \text{ kHz}} + \frac{0.2 \text{ mA}}{500 \text{ kHz}} = 17.5 \text{ nC}$$

where

- Q_G = Total MOSFET gate charge
- I_{HBS} = HB to VSS Leakage current
- D_{Max} = Converter maximum duty cycle
- I_{HB} = HB Quiescent current

Therefore, the minimum C_{Boot} must be:

$$C_{Boot} = \frac{Q_{Total}}{\Delta V_{HB}} = \frac{17.5 \text{ nC}}{2.3 \text{ V}} = 7.6 \text{ nF}$$
(3)
practice, the value of the C_{Boot} capacitor must be greater than calculated to allow for situations where the

In power stage may skip pulse due to load transients. TI recommends having enough margins and place the bootstrap capacitor as close to the HB and HS pins as possible.

$$C_{Boot} = 100 \text{ nF}$$

As a general rule the local V_{DD} bypass capacitor must be 10 times greater than the value of C_{Boot}, as shown in Equation 5.

$$C_{VDD} = 1 \ \mu F$$

The bootstrap and bias capacitors must be ceramic types with X7R dielectric. The voltage rating must be twice that of the maximum V_{DD} considering capacitance tolerances once the devices have a DC bias voltage across them and to ensure long-term reliability.

Table 4. Design Example

VALUE

LM5109B

CSD19534KCS

10 V

17 nC 500 kHz www.ti.com

(4)



Copyright © 2007-2016, Texas Instruments Incorporated

(2)

(1)



8.2.2.2 Select External Bootstrap Diode and Its Series Resistor

The bootstrap capacitor is charged by the V_{DD} through the external bootstrap diode every cycle when low-side MOSFET turns on. The charging of the capacitor involves high peak currents, and therefore transient power dissipation in the bootstrap diode may be significant and the conduction loss also depends on its forward voltage drop. Both the diode conduction losses and reverse recovery losses contribute to the total losses in the gate driver circuit.

For the selection of external bootstrap diodes, refer to *AN-1317 Selection of External Bootstrap Diode for LM510X Devices*, SNVA083. Bootstrap resistor R_{BOOT} is selected to reduce the inrush current in D_{BOOT} and limit the ramp up slew rate of voltage of V_{HB-HS} during each switching cycle, especially when HS pin have excessive negative transient voltage. R_{BOOT} recommended value is between 2 Ω and 10 Ω depending on diode selection. A current limiting resistor of 2.2 Ω is selected to limit inrush current of bootstrap diode, and the estimated peak current on the D_{Boot} is shown in Equation 6.

$$I_{\text{DBoot}(\text{pk})} = \frac{V_{\text{DD}} - V_{\text{DH}}}{R_{\text{Boot}}} = \frac{10 \text{ V} - 1 \text{ V}}{2.2 \Omega} \approx 4 \text{ A}$$

where

• V_{DH} is the bootstrap diode forward voltage drop

8.2.2.3 Selecting External Gate Driver Resistor

The external gate driver resistor, R_{GATE} , is sized to reduce ringing caused by parasitic inductances and capacitances and also to limit the current coming out of the gate driver.

Peak HO pullup current are calculated in Equation 7.

$$I_{OHH} = \frac{V_{DD} - V_{DH}}{R_{HOH} + R_{Gate} + R_{GFET \ Int}} = \frac{10 \ V - 1 \ V}{1.2 \ V \ / \ 100 \ mA + 4.7 \ \Omega + 2.2 \ \Omega} = 0.48 \ A$$

where

- I_{OHH} = Peak pullup current
- V_{DH} = Bootstrap diode forward voltage drop
- R_{HOH} = Gate driver internal HO pullup resistance, provide by driver data sheet directly or estimated from the testing conditions, that is $R_{HOH} = V_{OHH} / I_{HO}$
- R_{Gate} = External gate drive resistance
- R_{GFET Int} = MOSFET internal gate resistance, provided by transistor data sheet
 (7)

Similarly, Peak HO pulldown current is shown in Equation 8.

$$I_{OLH} = \frac{V_{DD} - V_{DH}}{R_{HOL} + R_{Gate} + R_{GFET_Int}}$$

where

• R_{HOL} is the HO pulldown resistance

Peak LO pullup current is shown in Equation 9.

$$I_{OHL} = \frac{V_{DD}}{R_{LOH} + R_{Gate} + R_{GFET_Int}}$$

where

R_{LOH} is the LO pullup resistance

Peak LO pulldown current is shown in Equation 10.

$$I_{OLL} = \frac{V_{DD}}{R_{LOL} + R_{Gate} + R_{FET_Int}}$$

where

• R_{LOL} is the LO pulldown resistance

For some scenarios, if the applications require fast turnoff, an anti-paralleled diode on R_{Gate} could be used to bypass the external gate drive resistor and speed up turnoff transition.

(8)

(9)

(10)

13

14 Submit Documentation Feedback

SNVS477C-FEBRUARY 2007-REVISED JANUARY 2016	
	-

8.2.2.4 Estimate the Driver Power Loss

The total driver IC power dissipation can be estimated through the following components.

1. Static power losses, $\mathsf{P}_{\mathsf{QC}},$ due to quiescent current – I_{DD} and I_{HB}

$P_{QC} = V_{DD} \times I_{DD} + (V_{DD} - V_{DH}) \times I_{HB}$	(11)
 Level-shifter losses, P_{IHBS}, due high-side leakage current – I_{HBS} 	
$P_{HBS} = V_{HB} \times I_{HBS} \times D$	
where	
D is the high-side switch duty cycle	(12)
3. Dynamic losses, $P_{QG1\&2}$, due to the FETs gate charge – Q_G	
$P_{QG1\&2} = 2 \times V_{DD} \times Q_{G} \times f_{SW} \times \frac{R_{GD_R}}{R_{GD_R} + R_{GFET_Int}}$	
where	
• Q _G = Total FETs gate charge	
• f _{SW} = Switching frequency	
 R_{GD R} = Average value of pullup and pulldown resistor 	
 R_{Gate} = External gate drive resistor 	
 R_{GFET Int} = Internal FETs gate resistor 	(13)
 Level-shifter dynamic losses, P_{LS}, during high-side switching due to required level-shifter charge c switching cycle – Q_P 	on each
$P_{LS} = V_{HB} \times Q_P \times f_{SW}$	(14)

In this example, the estimated gate driver loss in LM5109B is shown in Equation 15.

$$P_{LM5109B} = 10 \text{ V} \times 0.6 \text{ mA} + 9 \text{ V} \times 0.2 \text{ mA} + 72 \text{ V} \times 10 \mu\text{A} \times 0.95 + 2 \times 10 \times 17 \text{ nC} \times 500 \text{ kHz} \times \frac{12 \Omega}{12 \Omega + 4.7 \Omega + 2.2 \Omega} + 72 \text{ V} \times 0.5 \text{ nC} \times 500 \text{ kHz} = 0.134 \text{ W}$$
(15)

For a given ambient temperature, the maximum allowable power loss of the IC can be defined as shown in Equation 16.

$$\mathsf{P}_{\mathsf{LM5109B}} = \frac{\mathsf{T}_{\mathsf{J}} - \mathsf{T}_{\mathsf{A}}}{\mathsf{R}_{\mathsf{\theta}\mathsf{J}\mathsf{A}}}$$

where

- $P_{LM5109B}$ = The total power dissipation of the driver
- T_J = Junction temperature
- T_A = Ambient temperature
- $R_{\theta,JA}$ = Junction-to-ambient thermal resistance

The thermal metrics for the driver package is summarized in the *Thermal Information* table of the data sheet. For detailed information regarding the thermal information table, please refer to the Texas Instruments application note entitled *Semiconductor and IC Package Thermal Metrics* (SPRA953).



www.ti.com

(16)

Copyright © 2007-2016, Texas Instruments Incorporated




8.2.3 Application Curves

Figure 15 and Figure 16 shows the rising and falling time as well as turnon and turnoff propagation delay testing waveform in room temperature, and waveform measurement data (see the bottom part of the waveform). Each channel (HI, LI, HO, and LO) is labeled and displayed on the left hand of the waveforms.

The testing condition: load capacitance is 1 nF, $V_{DD} = 12$ V, $f_{SW} = 500$ kHz.

HI and LI share one same input from function generator, therefore, besides the propagation delay and rising and falling time, the difference of the propagation delay between HO and LO gives the propagation delay matching data.



9 Power Supply Recommendations

The recommended bias supply voltage range for LM5109B is from 8 V to 14 V. The lower end of this range is governed by the internal undervoltage lockout (UVLO) protection feature of the V_{DD} supply circuit blocks. The upper end of this range is driven by the 18-V absolute maximum voltage rating of the V_{DD} . TI recommends keeping a 4-V margin to allow for transient voltage spikes.

The UVLO protection feature also involves a hysteresis function. This means that once the device is operating in normal mode, if the V_{DD} voltage drops, the device continues to operate in normal mode as long as the voltage drop does not exceed the hysteresis specification, V_{DDH} . If the voltage drop is more than hysteresis specification, the device shuts down. Therefore, while operating at or near the 8-V range, the voltage ripple on the auxiliary power supply output must be smaller than the hysteresis specification of LM5109B to avoid triggering device-shutdown.

A local bypass capacitor must be placed between the VDD and GND pins. And this capacitor must be located as close to the device as possible. A low-ESR, ceramic surface mount capacitor is recommended. TI recommends using 2 capacitors across VDD and GND: a 100-nF, ceramic surface-mount capacitor for high-frequency filtering placed very close to VDD and GND pin, and another surface-mount capacitor, 220-nF to 10- μ F, for IC bias requirements. In a similar manner, the current pulses delivered by the HO pin are sourced from the HB pin. Therefore a 22-nF to 220-nF local decoupling capacitor is recommended between the HB and HS pins.




10 Layout

10.1 Layout Guidelines

Optimum performance of high-side and low-side gate drivers cannot be achieved without taking due considerations during circuit board layout. The following points are emphasized:

- 1. Low-ESR and low-ESL capacitors must be connected close to the IC between VDD and VSS pins and between HB and HS pins to support high peak currents being drawn from VDD and HB during the turnon of the external MOSFETs.
- 2. To prevent large voltage transients at the drain of the top MOSFET, a low-ESR electrolytic capacitor and a good-quality ceramic capacitor must be connected between the MOSFET drain and ground (VSS).
- 3. To avoid large negative transients on the switch node (HS) pin, the parasitic inductances between the source of the top MOSFET and the drain of the bottom MOSFET (synchronous rectifier) must be minimized.
- 4. Grounding considerations:
 - The first priority in designing grounding connections is to confine the high peak currents that charge and discharge the MOSFET gates to a minimal physical area. This will decrease the loop inductance and minimize noise issues on the gate terminals of the MOSFETs. The gate driver must be placed as close as possible to the MOSFETs.
 - The second consideration is the high current path that includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor, and the low-side MOSFET body diode. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode from the ground referenced VDD bypass capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.



10.2 Layout Example

Figure 17. Layout Example



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- AN-1317 Selection of External Bootstrap Diode for LM510X Devices, SNVA083
- Semiconductor and IC Packaging Thermal Metrics, SPRA953

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM5109BMA	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 125	L5109 BMA	
LM5109BMA/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L5109 BMA	Samples
LM5109BMAX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L5109 BMA	Samples
LM5109BSD/NOPB	ACTIVE	WSON	NGT	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	5109BSD	Samples
LM5109BSDX/NOPB	ACTIVE	WSON	NGT	8	4500	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	5109BSD	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

15-Oct-2015

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



,	All dimensions are nominal					-							
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	LM5109BMAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
	LM5109BSD/NOPB	WSON	NGT	8	1000	180.0	12.4	4.3	4.3	1.1	8.0	12.0	Q1
ſ	LM5109BSDX/NOPB	WSON	NGT	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Oct-2017




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5109BMAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM5109BSD/NOPB	WSON	NGT	8	1000	203.0	203.0	35.0
LM5109BSDX/NOPB	WSON	NGT	8	4500	367.0	367.0	35.0

MECHANICAL DATA

NGT0008A



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated