

# LMH6502

# Wideband, Low Power, Linear-in-dB Variable Gain Amplifier

### **General Description**

The LMH™6502 is a wideband DC coupled differential input voltage controlled gain stage followed by a high-speed current feedback Op Amp which can directly drive a low impedance load. Gain adjustment range is more than 70dB for up to 10MHz

Maximum gain is set by external components and the gain can be reduced all the way to cut-off. Power consumption is 300mW with a speed of 130MHz. Output referred DC offset voltage is less than 350mV over the entire gain control voltage range. Device-to-device Gain matching is within  $\pm 0.6 dB$  at maximum gain. Furthermore, gain at any  $V_G$  is tested and the tolerance is guaranteed. The output current feedback Op Amp allows high frequency large signals (Slew Rate = 1800V/µs) and can also drive heavy load current (75mA). Differential inputs allow common mode rejection in low level amplification or in applications where signals are carried over relatively long wires. For single ended operation, the unused input can easily be tied to ground (or to a virtual half-supply in single supply application). Inverting or non-inverting gains could be obtained by choosing one input polarity or the other.

To provide ease of use when working with a single supply,  $V_G$  range is set to be from 0V to +2V relative to pin 11 potential (ground pin). In single supply operation, this ground pin is tied to a "virtual" half supply.

LMH6502 gain control is linear in dB for a large portion of the total gain control range. This makes the device suitable for AGC circuits among other applications. For linear gain control applications, see the LMH6503 datasheet. The LMH6502 is available in the SOIC-14 and TSSOP-14 package.

#### **Features**


 $V_S=\pm5V$ ,  $T_A=25^{\circ}C$ ,  $R_F=1k\Omega$ ,  $R_G=174\Omega$ ,  $R_L=100\Omega$ ,  $A_V=A_{V(MAX)}=10$  Typical values unless specified.

■ -3dB BW	130MHz
■ Gain control BW	100MHz
■ Adjustment range (typical over temp)	70dB
■ Gain matching (limit)	±0.6dB
■ Slew rate	1800V/μs
■ Supply current (no load)	27mA
■ Linear output current	±75mA
■ Output voltage (R <sub>L</sub> = 100Ω)	±3.2V
■ Input voltage noise	7.7nV/ √Hz
■ Input current noise	2.4pA/ √Hz
■ THD (20MHz, $R_L = 100\Omega$ , $V_O = 2V_{PP}$ )	-53dBc
■ Replacement for CLC520	


# **Applications**

- Variable attenuator
- AGC
- Voltage controller filter
- Video imaging processing

#### Gain vs. V<sub>G</sub> for Various Temperature



# **Typical Application**



LMH™ is a trademark of National Semiconductor Corporation

# **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 4):

Human Body 2KV 200V Machine Model Input Current  $\pm 10 mA$  $\pm(V^+ - V^-)$ V<sub>IN</sub> Differential **Output Current** 120mA (Note 3) Supply Voltages (V<sup>+</sup> - V<sup>-</sup>) 12.6V Voltage at Input/ Output pins  $V^{+}$  +0.8V, $V^{-}$  - 0.8VStorage Temperature Range -65°C to +150°C Junction Temperature +150°C

Soldering Information:

Infrared or Convection (20 sec) 235°C Wave Soldering (10 sec) 260°C

# **Operating Ratings** (Note 1)

Supply Voltages (V<sup>+</sup> - V<sup>-</sup>) 5V to 12V Temperature Range  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  Thermal Resistance:  $(\theta_{JC})$   $(\theta_{JA})$  14-Pin SOIC  $45^{\circ}\text{C/W}$   $138^{\circ}\text{C/W}$  14-Pin TSSOP  $51^{\circ}\text{C/W}$   $160^{\circ}\text{C/W}$ 

#### **Electrical Characteristics**(Note 2)

Unless otherwise specified, all limits guaranteed for  $T_J$  = 25°C,  $V_S$  = ±5V,  $A_{V(MAX)}$  = 10,  $V_{CM}$  = 0V,  $R_F$  = 1k $\Omega$ ,  $R_G$  = 174 $\Omega$ ,  $V_{IN\ DIFF}$  = ±0.1V,  $R_L$  = 100 $\Omega$ ,  $V_G$  = +2V. **Boldface** limits apply at the temperature extremes.

			Min	Тур	Max		
Symbol	Parameter	Conditions	(Note 6)	(Note 6)	(Note 6)	Units	
Frequency	Domain Response						
BW	-3dB Bandwidth	$V_{OUT} < 0.5_{PP}$		130		MHz	
		$V_{OUT} < 0.5_{PP}, A_{V(MAX)} = 100$		50		IVITZ	
GF	Gain Flatness	$V_{OUT} < 0.5V_{PP}$		30		MHz	
		$0.6V \le V_G \le 2V, \pm 0.3dB$					
Att Range	Flat Band (Relative to Max Gain)	±0.2dB, f < 30MHz		16		dB	
	Attenuation Range (Note 14)	±0.1dB, f < 30MHz		7.5		ub	
BW	Gain control Bandwidth	V <sub>G</sub> = 1V (Note 13)		100		MHz	
Control							
PL	Linear Phase Deviation	DC to 60MHz		1.5		deg	
G Delay	Group Delay	DC to 130MHz		2.5		ns	
CT (dB)	Feed-through	V <sub>G</sub> = 0V, 30MHz (Output		-47		dB	
		Referred)					
GR	Gain Adjustment Range	f < 10MHz		72		dB	
		f < 30MHz		67		ub	
Time Dom	ain Response						
$t_r, t_f$	Rise and Fall Time	0.5V Step		2.2		ns	
OS %	Overshoot	0.5V Step		10		%	
SR	Slew Rate	4V Step		1800		V/µs	
∆ G Rate	Gain Change Rate	$V_{IN} = 0.3V$ , 10%-90% of Final		4.8		dB/ns	
		Output					
Distortion	& Noise Performance						
HD2	2 <sup>nd</sup> Harmonic Distortion	2V <sub>PP</sub> , 20MHz		-55		dBc	
HD3	3 <sup>rd</sup> Harmonic Distortion	2V <sub>PP</sub> , 20MHz		-57		dBc	
THD	Total Harmonic Distortion	2V <sub>PP</sub> , 20MHz		-53		dBc	
En tot	Total Equivalent Input Noise	1MHz to 150MHz		7.7		nV/√Hz	
I <sub>N</sub>	Input Noise Current	1MHz to 150MHz		2.4		pA/ √Hz	
DG	Differential Gain	$f = 4.43MHz, R_L = 150\Omega,$		0.34		%	
		Neg. Sync					
DP	Differential Phase	$f = 4.43MHz, R_L = 150\Omega,$		0.10		deg	
		Neg. Sync					

**Electrical Characteristics**(Note 2) (Continued) Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V_S = \pm 5V$ ,  $A_{V(MAX)} = 10$ ,  $V_{CM} = 0V$ ,  $R_F = 1kΩ$ ,  $R_G = 174Ω$ ,  $V_{IN\_DIFF} = \pm 0.1V$ ,  $R_L = 100Ω$ ,  $V_G = +2V$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 6)	Max (Note 6)	Units
DC & Misc	cellaneous Performance		•			
GACCU	Gain Accuracy (See Application Note)	$V_{G} = 2.0V$ $1V < V_{G} < 2V$		0.0	+0.6	dB
G Match	Gain Matching (See Application Note)	$V_G = 2.0V$ $1 < V_G < 2V$		-	±0.6 +2.8/-3.9	dB
K	Gain Multiplier (See Application Notes)		1.61 <b>1.58</b>	1.72	1.84 <b>1.91</b>	V/V
V <sub>CM</sub>	Input Voltage Range	Pin 3 & 6 Common Mode, ICMRRI > 55dB (Note 9)	±2.0 ±1.70	±2.2		V
$V_{IN\_DIFF}$	Differential Input Voltage	Between pins 3 & 6	±0.3 ±0.12	±0.39		V
I <sub>RG_MAX</sub>	R <sub>G</sub> Current	Pins 4 & 5	±1.70 ±1.56	±2.22		mA
I <sub>BIAS</sub>	Bias Current	Pins 3 & 6(Note 7)		9	18 <b>20</b>	
		Pins 3 & 6 (Note 7), V <sub>S</sub> = ±2.5V		2.5	5 <b>6</b>	μΑ
TC I <sub>BIAS</sub>	Bias Current Drift	Pin 3 & 6(Note 8)		100		nA/°C
I <sub>OFF</sub>	Offset Current	Pin 3 & 6		0.01	2.0 <b>3.6</b>	μΑ
TC I <sub>OFF</sub>	Offset Current Drift	(Note 8)		5		nA/°C
R <sub>IN</sub>	Input Resistance	Pin 3 & 6		750		kΩ
C <sub>IN</sub>	Input Capacitance	Pin 3 & 6		5		pF
l <sub>vg</sub>	V <sub>G</sub> Bias Current	Pin 2, V <sub>G</sub> = 0V(Note 7)		-300		μΑ
TC I <sub>VG</sub>	V <sub>G</sub> Bias Drift	Pin 2(Note 8)		20		nA/°C
R <sub>vg</sub>	V <sub>G</sub> Input Resistance	Pin 2		10		kΩ
C <sub>VG</sub>	V <sub>G</sub> Input Capacitance	Pin 2		1.3		pF
V <sub>OUT</sub>	Output Voltage Range	$R_L = 100\Omega$	±3.00 <b>±2.95</b>	±3.20		V
		R <sub>L</sub> = Open	±3.95 ±3.82	±4.00		V
R <sub>OUT</sub>	Output Impedance	DC		0.1		Ω
I <sub>OUT</sub>	Output Current	V <sub>OUT</sub> = ±4V from Rails	±80 <b>±75</b>	±90		mA
V <sub>O</sub>	Output Offset Voltage	0V < V <sub>G</sub> < 2V		±80	±300 ± <b>380</b>	mV
+PSRR	+Power Supply Rejection Ratio (Note 10)	Input Referred, 1V change, V <sub>G</sub> = 2.2V		-69	-47 <b>-45</b>	dB
-PSRR	-Power Supply Rejection Ratio (Note 10)	Input Referred, 1V change, V <sub>G</sub> = 2.2V		-58	-41 <b>-40</b>	dB
CMRR	Common Mode Rejection Ratio (Note 9)	Input Referred,V <sub>G</sub> = 2V -1.8V < V <sub>CM</sub> < 1.8V		-72		dB
I <sub>S</sub>	Supply Current	No Load		27	38 <b>41</b>	A
		$V_S = \pm 2.5V$ , $R_L = Open$		9.3	16 <b>19</b>	mA

# Electrical Characteristics(Note 2) (Continued)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics tables.

Note 2: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ .

Note 3: The maximum output current (I<sub>OUT</sub>) is determined by device power dissipation limitations or value specified, whichever is lower.

Note 4: Human body model:  $1.5k\Omega$  in series with 100pF. Machine model:  $0\Omega$  in series with 200pF.

Note 5: Slew Rate is the average of the rising and falling rates.

Note 6: Typical values represent the most likely parametric norm. Bold numbers refer to over temperature limits.

Note 7: Positive current corresponds to current flowing in the device.

Note 8: Drift determined by dividing the change in parameter distribution average at temperature extremes by the total temperature change.


Note 9: CMRR definition: [ $|\Delta V_{OUT}/\Delta V_{CM}|$  /  $A_V$ ] with 0.1V differential input voltage.

 $\textbf{Note 10:} \ \ + \text{PSRR definition:} \ [|\Delta V_{OUT}/\Delta V^+| \ / \ A_V], \ \ - \text{PSRR definition:} \ [|\Delta V_{OUT}/\Delta V^-| \ / \ A_V] \ \ \text{with 0.1V differential input voltage.}$ 

Note 11: Gain/Phase normalized to low frequency value at 25°C.

Note 12: Gain/Phase normalized to low frequency value at each A<sub>V</sub>.


Note 13: Gain Control Frequency Response Schematic:



Note 14: Flat Band Attenuation (Relative to Max Gain) Range Definition: Specified as the attenuation range from maximum which allows gain flatness specified (either  $\pm 0.2$ dB or  $\pm 0.1$ dB) relative to A<sub>VMAX</sub> gain. For example, for f < 30MHz, here are the Flat Band Attenuation ranges:

 $\pm 0.2$ dB 20dB down to 4dB = 16dB range  $\pm 0.1$ dB 20dB down to 12.5 dB = 7.5dB range

# **Connection Diagram**




# **Ordering Information**

Package	Part Number	Package Marking	Transport Media	NSC Drawing	
14-pin SOIC	LMH6502MA	LMH6502MA	55 Units/Rail	M14A	
	LMH6502MAX	2.5k Units Tape and Reel			
14-Pin TSSOP	LMH6502MT	LMH6502MT	94 Units/Rail	MTC14	
14-FIII 1550P	LMH6502MTX	LIVINOSUZIVI I	2.5k Units Tape and Reel	WITC14	


# 






20067731

#### Frequency Response Over Temperature ( $A_V = 10$ )




20067707

# Frequency Response for Various $V_G$ (A<sub>VMAX</sub> = 10) (±2.5V)




Large Signal Frequency for Various V<sub>G</sub>




20067732

#### Frequency Response for Various $V_G$ (A<sub>VMAX</sub> = 10)




20067708

#### Small Signal Frequency Response for Various A<sub>VMAX</sub>




20067723

#### Large Signal Frequency Response for Various A<sub>VMAX</sub>




20067724


#### Frequency Response for Various $V_G$ (A<sub>VMAX</sub>= 100) (Large Signal)



20067730




#### Frequency Response for Various $V_G$ (A<sub>VMAX</sub>= 100) (Small Signal)




20067729

#### $I_S$ vs. $V_S$




20067750

### Input Bias Current vs. V<sub>S</sub>




20067752


Typical Performance Characteristics Unless otherwise specified:  $V_S = \pm 5V$ , 25°C,  $V_G = V_{GMAX}$ ,  $V_{CM}$ = 0V,  $R_F$  = 1k $\Omega$ ,  $R_G$  = 174 $\Omega$ , both inputs terminated in 50 $\Omega$ ,  $R_L$  = 100 $\Omega$ , Typical values, results referred to device output. (Continued)




20067767




PSRR ±2.5V








CMRR ±2.5V





SEE NOTE 9  $V_{S} = \pm 2.5 V$ -20 -40 CMRR (dB) -60 -80 -100 -120 10M 1k 10k 100k 1M 100M FREQUENCY (Hz)























#### Gain Flatness Frequency vs. Gain (Note 14)






Gain Flatness and Linear Phase Deviation vs. V<sub>G</sub>




20067709

#### Group Delay vs. Frequency





20067712

#### Gain vs. $V_G$ Including Limits





Typical Performance Characteristics Unless otherwise specified: V<sub>S</sub> = ±5V, 25°C, V<sub>G</sub> = V<sub>GMAX</sub>, V<sub>CM</sub> = 0V,  $R_F$  = 1k $\Omega$ ,  $R_G$  = 174 $\Omega$ , both inputs terminated in 50 $\Omega$ ,  $R_L$  = 100 $\Omega$ , Typical values, results referred to device output. (Continued)







Gain vs. V<sub>G</sub> (±2.5V)









### Output Offset Voltage vs. V<sub>G</sub> (Typical Unit #2)






20067755


#### Output Offset Voltage vs. $\pm V_S$ for various $V_G$ (Typical Unit# 1)




Output Offset Voltage vs.  $\pm V_S$  for various  $V_G$  (Typical Unit# 3)




Noise vs. Frequency  $(A_{VMAX} = 10)$ 





Output Offset Voltage vs.  $\pm V_S$  for various  $V_G$  (Typical Unit# 2)








Noise vs. Frequency  $(A_{VMAX} = 100)$ 





















Typical Performance Characteristics Unless otherwise specified:  $V_S = \pm 5V$ , 25°C,  $V_G = V_{GMAX}$ ,  $V_{CM}$ = 0V,  $R_F = 1k\Omega$ ,  $R_G = 174\Omega$ , both inputs terminated in  $50\Omega$ ,  $R_L = 100\Omega$ , Typical values, results referred to device output. (Continued)








20067715











# **Application Information**

#### THEORY OF OPERATION

A simplified schematic is shown in *Figure 1*.  $+V_{IN}$  and  $-V_{IN}$  are buffered with closed loop voltage followers inducing a signal current in Rg proportional to  $(+V_{IN})$  -  $(-V_{IN})$ , the differential input voltage. This current controls a current source which supplies two well-matched transistor, Q1 and Q2.

The current flowing through Q2 is converted to the final output voltage using  $R_{\rm F}$  and the output amplifier, U1. By changing the fraction of the signal current "I" which flows through Q2, the gain is changed. This is done by changing the voltage applied differentially to the bases of Q1 and Q2. For example, with  $V_{\rm G}=0$ V, Q1 conducts heavily and Q2 is off. With none of "I" flowing through  $R_{\rm F}$ , the LMH6502's input to output gain is strongly attenuated. With  $V_{\rm G}=+2$ V, Q1 is off and the entire signal current flows through Q2 to  $R_{\rm F}$  producing maximum gain. With  $V_{\rm G}$  set to 1V, the bases of Q1 and Q2 are set to approximately the same voltage, Q1 and Q2 have the same collector currents - equal to one half of the signal current "I", thus the gain is approximately one half the maximum gain.




FIGURE 1. LMH6502 Block Diagram

#### CHOOSING R<sub>F</sub> & R<sub>G</sub>

Maximum input amplitude and maximum gain are the two key specifications that determine component values in a LMH6502 application.

The output stage op amp is a current-feedback type amplifier optimized for  $R_F=1k\Omega$ .  $R_G$  can then be computed as:

$$R_{G} = \frac{R_{F} \times 1.72}{A_{VMAX}} - 3\Omega \text{ WITH } R_{F} = 1 \text{K}\Omega$$
(1)

To determine whether the maximum input amplitude will overdrive the LMH6502, compute:

$$V_{DMAX} = (R_G + 3.0\Omega) \times 1.70 \text{mA}$$
 (2)

the maximum differential input voltage for linear operation. If the maximum input amplitude exceeds the above  $V_{\rm DMAX}$  limit, then LMH6502 should either be moved to a location in the signal chain where input amplitudes are reduced, or the LMH6502 gain  $A_{\rm VMAX}$  should be reduced or the values for  $R_{\rm G}$  and  $R_{\rm F}$  should be increased. The overall system performance impact is different based on the choice made. If the input amplitude is reduced, re-compute the impact on signal-to-noise ratio. If  $A_{\rm VMAX}$  is reduced, post LMH6502 amplifier gain, should be increased, or another gain stage added to make up for reduced system gain. To increase  $R_{\rm G}$  and  $R_{\rm F}$ , compute the lowest acceptable value for  $R_{\rm G}$ :

$$R_{G} > 590 \times V_{DMAX} - 3\Omega \tag{3}$$

Operating with  ${\rm R}_{\rm G}$  larger than this value insures linear operation of the input buffers.

 $R_F$  may be computed from selected  $R_G$  and  $A_{VMAX}$ :  $R_F$  should be > = 1k $\Omega$  for overall best performance, however  $R_F$  < 1k $\Omega$  can be implemented if necessary using a loop gain reducing resistor to ground on the inverting summing node of the output amplifier (see application note QA-13 for details).

#### **ADJUSTING OFFSET**

Offset can be broken into two parts; an input-referred term and an output-referred term. The input-referred offset shows up as a variation in output voltage as  $V_{\rm G}$  is changed. This can be trimmed using the circuit in *Figure 2* by placing a low frequency square wave ( $V_{\rm LOW}=0V,\,V_{\rm HIGH}=2V$  into  $V_{\rm G}$  with

# **Application Information** (Continued)

 $V_{\rm IN}=0V$ , the input referred  $V_{\rm OS}$  term shows up as a small square wave riding a DC value. Adjust  $R_{10}$  to null the  $V_{\rm OS}$  square wave term to zero. After adjusting the input-referred offset, adjust  $R_{14}$  (with  $V_{\rm IN}=0$ ,  $V_{\rm G}=0$ ) until  $V_{\rm OUT}$  is zero. Finally, for inverting applications  $V_{\rm IN}$  may be applied to pin 6 and the offset adjustment to pin 3. These steps will minimize the output offset voltage. However, since the offset term itself varies with the gain setting, the correction is not perfect and some residual output offset will remain at in-between  $V_{\rm G}$ 's. Also, this offset trim does not improve output offset temperature coefficient.




FIGURE 2. Nulling the output offset voltage

#### **GAIN ACCURACY**

Defined as the actual gain compared against the theoretical gain at a certain  $V_{\rm G}$  (results expressed in dB).

Theoretical gain is given by:

A(V/V) = K x 
$$\frac{R_F}{R_G}$$
 x  $\frac{1}{1 + e^{\left[\frac{1 - V_G}{V_C}\right]}}$  (4)

Where K = 1.72 (nominal) &  $V_C = 90mV$  @ room temperature.

For a  $V_{\rm G}$  range, the value specified in the tables represents the worst case accuracy over the entire range. The "Typical" value would be the worst case difference between the "Typical Gain" and the "Theoretical gain". The "Max" value would be the worst case difference between the max/min gain limit and the "Theoretical gain".

#### **GAIN MATCHING**

Defined as the limit on gain variation at a certain  $V_{\rm G}$  (expressed in dB). Specified as "Max" only (no "Typical"). For a  $V_{\rm G}$  range, the value specified represents the worst case matching over the entire range. The "Max" value would be the worst case difference between the max/min gain limit and the typical gain.

#### NOISE

Figure 3 describes the LMH6502's output-referred spot noise density as a function of frequency with  $A_{VMAX} = 10V/V$ . The plot includes all the noise contributing terms. However, with both inputs terminated in 50Ω, the input noise contribution is minimal. At  $A_{VMAX} = 10V/V$ , the LMH6502 has a typical input-referred spot noise density ( $e_{in}$ ) of 7.7nV/ $\sqrt{Hz}$  flatband. For applications extending well into the flat-band region, the input RMS voltage noise can be determined from the following single-pole model:

$$V_{RMS} = e_{in} * \sqrt{1.57 * (-3dB BANDWIDTH)}$$
(5)




FIGURE 3. Output Referred Voltage Noise vs. Frequency

# CIRCUIT LAYOUT CONSIDERATIONS & EVALUATION BOARD

A good high frequency PCB layout including ground plane construction and power supply bypassing close to the package are critical to achieving full performance. The amplifier is sensitive to stray capacitance to ground at the  $I^-$  input (pin 12); keep node trace area small. Shunt capacitance across the feedback resistor should not be used to compensate for this effect. For best performance at low maximum gains  $(A_{\rm VMAX} < 10) + R_{\rm G}$  and  $-R_{\rm G}$  connections should be treated in a similar fashion. Capacitance to ground should be minimized by removing the ground plane from under the body of  $R_{\rm G}$ . Parasitic or load capacitance directly on the output (pin 10) degrades phase margin leading to frequency response peaking.

The LMH6502 is fully stable when driving a 100 $\Omega$  load. With reduced load (e.g. 1k $\Omega$ ) there is a possibility of instability at very high frequencies beyond 400MHz especially with a capacitive load. When the LMH6502 is connected to a light load as such, it is recommended to add a snubber network to the output (e.g. 100 $\Omega$  and 39pF in series tied between the LMH6502 output and ground).  $C_L$  can also be isolated from the output by placing a small resistor in series with the output (pin 10).

Component parasitics also influence high frequency results. Therefore it is recommended to use metal film resistors such as RN55D or leadless components such as surface mount devices. High profile sockets are not recommended.

# **Application Information** (Continued)

National Semiconductor suggests the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization:

Device	Package	Evaluation Board Part Number
LMH6502MA	SOIC-14	CLC730033
LMH6502MT	TSSOP-14	CLC730146

The evaluation board is shipped when a device sample request is placed with National Semiconductor

#### SINGLE SUPPLY OPERATION

It is possible to operate the LMH6502 with a single supply. To do so, tie pin 11 (GND) to a potential about mid point between  $V^+$  and  $V^-$ . Two examples are shown in Figure 4 & Figure 5.




FIGURE 4. AC Coupled Single Supply VGA




FIGURE 5. Transformer Coupled Single Supply VGA

#### **OPERATING AT LOWER SUPPLY VOLTAGES**

The LMH6502 is rated for operation down to 5V supplies (V $^+$ -V $^-$ ). There are some specifications shown for operation at  $\pm 2.5$ V within the data sheet (i.e. Frequency Response, CMRR, PSRR, Gain vs. V $_{\rm G}$ , etc.). Compared to  $\pm 5$ V operation, at lower supplies:

a) V<sub>G</sub> range shifts lower.

Here are the approximate expressions for various  $V_G$  voltages as a function of  $V^+$ :

TABLE 1. V<sub>G</sub> Definition Based on V<sup>+</sup>

V <sub>G</sub>	Definition	Expression (V)
$V_{G\_MIN}$	Gain Cut-off	0.2 x V <sup>+</sup> –1
$V_{G\_MID}$	A <sub>VMAX</sub> /2	0.2 x V <sup>+</sup>
$V_{G\_MAX}$	A <sub>VMAX</sub>	0.2 x V <sup>+</sup> +1

- b) V<sub>G\_LIMIT</sub> (maximum permissible voltage on V<sub>G</sub>) is reduced. This is due to limitations within the device arising from transistor headroom. Beyond this limit, device performance will be affected (non-destructive). This could reveal itself as premature high frequency response rolloff. With ±2.5V supplies, V<sub>G\_LIMIT</sub> is below 1.1V whereas V<sub>G</sub> = 1.5V is needed to get maximum gain. This means that operating under these conditions has reduced the maximum permissible voltage on V<sub>G</sub> to a level below what is needed to get Max gain. If supply voltages are asymmetrical with V<sup>+</sup> being lower, further "pinching" of V<sub>G</sub> range could result; for example, with V<sup>+</sup> = 2V, and V<sup>-</sup> = -3V, V<sub>G\_LIMIT</sub> = 0.40V which results in maximum gain being 2.5dB less than what would be expected when V<sub>S</sub> is higher.
- c) "Max\_gain" reduces. There is an intrinsic reduction in max gain when the total supply voltage is reduced (see Typical Performance Characteristics plots for Gain vs.  $V_G$  ( $V_S = \pm 2.5V$ ). In addition, there is the more drastic mechanism described in "b" above. Beyond  $V_{G\_LIMIT}$ , high frequency response is also effected.

# **Application Circuits**

#### AGC LOOP

Figure 6 shows a typical AGC circuit. The LMH6502 is followed up with a LMH6714 for higher overall gain. The output of the LMH6714 is rectified and fed to an inverting integrator using a LMH6657 (wideband voltage feedback op amp). When the output voltage, VOUT, is too large the integrator output voltage ramps down reducing the net gain of the LMH6502 and  $V_{\text{OUT}}$ . If the output voltage is too small, the integrator ramps up increasing the net gain and the output voltage. Actual output level is set with R<sub>1</sub>. To prevent shifts in DC output voltage with DC changes in input signal level, trim pot R<sub>2</sub> is provided. AGC circuits are always limited in the range of input signals over which constant output level can be maintained. In this circuit, we would expect that reasonable AGC action could be maintained for at least 40dB. In practice, rectifier dynamic range limits reduce this slightly.

# **Application Circuits** (Continued)




FIGURE 6. Automatic Gain Control (AGC) Loop

#### FREQUENCY SHAPING

Frequency Shaping Frequency shaping and bandwidth extension of the LMH6502 can be accomplished using parallel networks connected across the  $R_G$  ports. The network shown in the *Figure 7* schematic will effectively extend the LMH6502's bandwidth.




FIGURE 7. Frequency Shaping

0.008 - 0.010

(0.203 - 0.254)

**TYP ALL LEADS** 

0.004

(0.102)

ALL LEAD TIPS

# Physical Dimensions inches (millimeters) unless otherwise noted $\frac{0.335 - 0.344}{(8.509 - 8.738)}$ 0.228 - 0.244 (5.791 - 6.198)TYP LEAD NO. 1 IDENT 0.010 MAX (0.254) 0.150 - 0.157 (3.810 - 3.988)0.053 - 0.0690.010 - 0.020 $\overline{(1.346 - 1.753)}$ (0.254 - 0.508) $\frac{0.004 - 0.010}{(0.102 - 0.254)}$ 8° MAX TYP

14-Pin SOIC NS Package Number M14A

0.014

(0.356)

0.050

(1.270)

TYP

0.014 - 0.020 TYP

M14A (REV H)

(0.356 - 0.508)


 $\frac{0.008}{(0.203)}$  TYP

SEATING PLANE

ALL LEADS

0.016 - 0.050

(0.406 - 1.270) TYP ALL LEADS



14-Pin TSSOP **NS Package Number MTC14** 

#### **Notes**

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **BANNED SUBSTANCE COMPLIANCE**

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560