











TPS57112-Q1



SLVSAL8C - DECEMBER 2010-REVISED FEBRUARY 2015

# TPS57112-Q1 2.95-V to 6-V Input, 2-A Output, 2-MHz, Synchronous Step-Down **SWIFT™** Converter

#### **Features**

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C3B
- Two 12-mΩ (Typical) MOSFETs for High Efficiency at 2-A Loads
- 200-kHz to 2-MHz Switching Frequency
- 0.8 V ± 1% Voltage Reference Over Temperature (-40°C to 150°C)
- Synchronizes to External Clock
- Adjustable Slow Start and Sequencing
- UV and OV Power-Good Output
- -40°C to 150°C Operating Junction Temperature
- Thermally Enhanced 3-mm × 3-mm 16-Pin QFN
- Pin-Compatible to TPS54418

# **Applications**

- Low-Voltage, High-Density Power Systems
- Point-of-Load Regulation for High-Performance DSPs, FPGAs, ASICs, and Microprocessors
- Broadband, Networking, and Optical Communications Infrastructure

# 3 Description

The TPS57112-Q1 device is a full-featured 6-V, 2-A, synchronous step-down current-mode converter with two integrated MOSFETs.

The TPS57112-Q1 device enables small designs by integrating the MOSFETs, implementing currentmode control to reduce external component count, reducing inductor size by enabling up to 2-MHz switching frequency, and minimizing the IC footprint with a small 3-mm × 3-mm thermally enhanced QFN package.

The TPS57112-Q1 device provides regulation for a variety of loads with a ±1% voltage reference (V<sub>ref</sub>) over temperature.

The integrated 12-mΩ MOSFETs and 515-μA typical supply current maximize efficiency. Using the enable pin to enter the shutdown mode reduces supply current to 5.5 µA, typical.

The internal undervoltage lockout setting is 2.45 V. but programming the threshold with a resistor network on the enable pin can increase the setting. The slowstart pin controls the output-voltage start-up ramp. An open-drain power-good signal indicates when the output is within 93% to 107% of its nominal voltage.


Frequency foldback and thermal shutdown protect the device during an overcurrent condition.

# Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS57112-Q1	WQFN (16)	3.00 mm × 3.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.

# **Simplified Schematic**



#### **Efficiency vs Output Current**





# **Table of Contents**

1	Features 1	9.1 Overview		1
2	Applications 1	9.2 Functional BI	lock Diagram	1
3	Description 1	9.3 Feature Desc	cription	13
4	Simplified Schematic 1	9.4 Device Funct	tional Modes	14
5	Revision History		d Implementation	
6	Description (Continued) 4	10.1 Application	Information	23
7	Pin Configuration and Functions 4	10.2 Typical App	lication	2
	<del>-</del>	11 Power Supply F	Recommendations	3 <sup>^</sup>
8	Specifications 5			
	8.1 Absolute Maximum Ratings		delines	
	8.2 ESD Ratings 5	•	mple	
	8.3 Recommended Operating Conditions 5		cumentation Support	
	8.4 Thermal Information 6			
	8.5 Electrical Characteristics6		port	
	8.6 Timing Requirements		S	
	8.7 Switching Characteristics 8	13.3 Electrostation	Discharge Caution	3
	8.8 Typical Characteristics Curves 8	13.4 Glossary		3
9	Detailed Description		ckaging, And Orderable	3

# 5 Revision History

Changes from Revision B (August 2014) to Revision C	Page
Changed upper end of the switching-frequency range to 2 MHz	1
Changed pinout drawing from bottom view to top view	4
• Changed Handling Ratings table to ESD Ratings; moved T <sub>sto</sub> to Absolute Maximum Ratings table	5
Changed the Thermal Information table	6
Changed values for UVLO START and STOP voltages	
Changed unit for error amplifier transconductance from S to μS	6
Changed MAX switching frequency to 2000 kHz for Rt and CLK modes.	
Changed Figure 13	
Changed upper limit of switching-frequency range to 2000 kHz	12
Changed upper limit of switching-frequency range to 2000 kHz	
Corrected Equation 8 and Equation 9	
Changed upper limit of synchronization frequency range to 2000 kHz	
Changed transconductance in Power Stage block of Figure 31	
Added disclaimer to Applications section	23
Changed upper end of switching frequency range to 2 MHz	
Corrected Equation 39	

•	Changed the upper end of the switching-frequency range to 2 MHz or 2000 kHz	1
•	Changed the MAX EN input voltage value from 3.3 to 7 V in the Absolute Maximum Ratings table	5
•	Updated the Thermal Information table	6
•	Moved timing and switching parameters out of the Electrical Characteristics table and into Timing Requirements and	

Changes from Revision A (July 2014) to Revision B

Page




CI	hanges from Revision Original (December, 2010) to Revision A	Page
•	Changed the format to the new data sheet flow. Added device to Title of data sheet	1
•	Added AEC-Q100 information to Features	1
•	Changed upper end of the switching-frequency range to 3 MHz	1
•	Changed pinout drawing from top view to bottom view	4
•	Added MIN values to BOOT and BOOT-PH parameters	5
•	Moved input voltage from Electrical Characteristics table to Recommended Operating Conditions	5
•	Deleted notes with test-board information from the Thermal Information table	6
•	Changed unit for transconductance to "S" here and throughout the data sheet	6
•	Changed MAX switching frequency to 3000 kHz for Rt and CLK modes.	<b>7</b>
•	Changed upper limit of switching-frequency range to 3000 kHz	12
•	Simplified text and equations for the calculation of R1 and R2	17
•	Changed upper limit of switching-frequency range to 3000 kHz	18
•	Changed Rt resistor description	18
•	Changed upper end of synchronization frequency range to 3000 kHz	19
•	Changed upper end of switching frequency range to 3 MHz	24



# 6 Description (Continued)

The SwitcherPro™ software tool, available at www.ti.com/tool/switcherpro, supports the TPS57112-Q1 device. For more SWIFT™ documentation, see the TI Web site at www.ti.com/swift.

# 7 Pin Configuration and Functions



#### **Pin Functions**

ı	PIN	1/0	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
AGND	5	_	Connect analog ground electrically to GND close to the device.			
		0	There is a requirement for a bootstrap capacitor between BOOT and PH. A voltage on this capacitor that is below the minimum required by the BOOT UVLO forces the output to switch off until the capacitor recharges.			
COMP	COMP 7 O		Error amplifier output, and input to the output-switch current comparator. Connect frequency-compensation components to this pin.			
EN	EN 15 I		Enable pin, internal pullup current source. Pull below 1.2 V to disable. Float to enable. One can use this pin to set the on-off threshold (adjust UVLO) with two additional resistors.			
GND	3, 4	_	Power ground. Connect this pin electrically to the thermal pad directly under the IC.			
PH 10, 11, 12 O The source of the rectifier MOSFET.		0	The source of the internal high-side power MOSFET, and drain of the internal low-side (synchronous) rectifier MOSFET.			
PWRGD	14	0	An open-drain output; asserts low if output voltage is low due to thermal shutdown, overcurrent, overvoltage, undervoltage, or EN shutdown.			
RT/CLK	8	I	Resistor-timing or external-clock input pin			
SS/TR	9	I	Slow-start and tracking. An external capacitor connected to this pin sets the output-voltage rise time. Another use of this pin is for tracking.			
VIN	VIN 1, 2, 16 I		Input supply voltage, 2.95 V to 6 V.			
VSENSE	6	I	Inverting node of the transconductance (g <sub>m</sub> ) error amplifier			
Thermal pad —		_	Connect the GND pin to the exposed thermal pad for proper operation. Connect this thermal pad to any internal PCB ground plane using multiple vias for good thermal performance.			

Product Folder Links: TPS57112-Q1



# 8 Specifications

# 8.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT
	VIN	-0.3	7	
	EN	-0.3	7	
	BOOT	-0.3	PH + 7	
land to take an	VSENSE	-0.3	3	V
Input voltage	COMP	-0.3	3	V
	PWRGD	-0.3	7	
	SS/TR	-0.3	3	
	RT/CLK	-0.3	7	
	BOOT-PH	-0.3	7	
Output voltage	PH	-0.6	7	V
	PH 10-ns transient	-2	10	
Course aurent	EN		100	
Source current	RT/CLK		100	μA
	COMP		100	μΑ
Output voltage  Source current  Sink current	PWRGD		10	mA
	SS/TR		100	μΑ
Junction temperatu	nction temperature, T <sub>J</sub>		150	°C
Storage temperatu	RT/CLK COMP PWRGD SS/TR		150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 8.2 ESD Ratings

over operating free-air temperature range (unless otherwise noted)

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100	0-002 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC	All pins	±500	V
	alconargo	Q100-011	Corner pins (1, 4, 5, 8, 9, 12, 13, 16)	±500	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# 8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{(VIN)}$	Input voltage	2.95	6	V
T <sub>A</sub>	Operating ambient temperature	-40	125	°C

Product Folder Links: TPS57112-Q1



#### 8.4 Thermal Information

		TPS57112-Q1	
	THERMAL METRIC <sup>(1)</sup>	RTE (WQFN)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	43.8	°C/W
$R_{\theta JC(top)}$	Junction-to-ambient thermal resistance	46.1	°C/W
$R_{\theta JB}$	Junction-to-top characterization parameter	15.5	°C/W
ΨЈТ	Junction-to-board characterization parameter	0.7	°C/W
ΨЈВ	Junction-to-case(top) thermal resistance	15.5	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case(bottom) thermal resistance	3.8	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 8.5 Electrical Characteristics

 $T_1 = -40$ °C to 150°C, VIN = 2.95 V to 6 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY VOLTAGE (VIN PIN)						
Internal wadamakana laakavit thrashald	VIN UVLO START (output turns on, device starts switching)		2.45	2.6	V	
Internal undervoltage lockout threshold	VIN UVLO STOP (output turns off, device stops switching)		2.28	2.5	V	
Shutdown supply current	$V_{(EN)} = 0 \text{ V}, 25^{\circ}\text{C}, 2.95 \text{ V} \le V_{(VIN)} \le 6 \text{ V}$		5.5	15	μΑ	
Quiescent current – I <sub>(q)</sub>	$V_{(VSENSE)} = 0.9 \text{ V}, V_{(VIN)} = 5 \text{ V}, 25^{\circ}\text{C}, \text{ Rt} = 400 \text{ k}\Omega$		515	750	μΑ	
ENABLE AND UVLO (EN PIN)						
Frankla thread ald	Rising		1.25		.,	
Enable threshold	Falling		1.18	V		
Land comed	Enable threshold + 50 mV		-3.2			
Input current	Enable threshold – 50 mV		-1.65		μΑ	
VOLTAGE REFERENCE (VSENSE PIN)						
Voltage reference	$2.95 \text{ V} \le V_{(VIN)} \le 6 \text{ V}, -40^{\circ}\text{C} < T_{J} < 150^{\circ}\text{C}$	0.79	0.8	0.811	V	
MOSFET						
I Pake at the control of the control	BOOT-PH = 5 V		12	30		
High-side switch resistance	BOOT-PH = 2.95 V		16	30	mΩ	
Law alde sollies wasteten	V <sub>(VIN)</sub> = 5 V		13	30	0	
Low-side switch resistance	V <sub>(VIN)</sub> = 2.95 V		17	30	mΩ	
ERROR AMPLIFIER						
Input current			2		nA	
Error amplifier transconductance (g <sub>m</sub> )	$-2 \mu A < I_{(COMP)} < 2 \mu A, V_{(COMP)} = 1 V$		245		μS	
Error amplifier transconductance (g <sub>m</sub> ) during slow start	$-2 \mu A < I_{(COMP)} < 2 \mu A, V_{(COMP)} = 1 V, V_{(VSENSE)} = 0.4 V$		79		μS	
Error amplifier source or sink	V <sub>(COMP)</sub> = 1 V, 100-mV overdrive		±20		μA	
COMP to high-side FET current g <sub>m</sub>			14		S	

Product Folder Links: TPS57112-Q1



# **Electrical Characteristics (continued)**

 $T_J = -40$ °C to 150°C, VIN = 2.95 V to 6 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT LIMIT		•		1	
Current-limit threshold		2.9	5.3		Α
THERMAL SHUTDOWN	<u> </u>	+		······································	
Thermal shutdown			168		°C
Hysteresis			20		°C
TIMING RESISTOR AND EXTERNAL CLOC	K (RT/CLK PIN)			,	
Switching frequency range using Rt mode		200		2000	kHz
Switching frequency	Rt = 400 kΩ	400	500	600	kHz
Switching frequency range using CLK mode		300		2000	kHz
RT/CLK voltage	Rt = 400 kΩ		0.5		V
RT/CLK high threshold			1.6	2.5	V
Delay from RT/CLK falling edge to PH rising edge	Measure at 500 kHz with Rt resistor in series with device pin		90		ns
BOOT (BOOT PIN)	•				
BOOT charge resistance	V <sub>(VIN)</sub> = 5 V		16		Ω
BOOT-PH UVLO	V <sub>(VIN)</sub> = 2.95 V		2.1		V
SLOW START AND TRACKING (SS/TR PIN)					
Charge current	V <sub>(SS/TR)</sub> = 0.4 V		2		μΑ
SS/TR to VSENSE matching	V <sub>(SS/TR)</sub> = 0.4 V		54		mV
SS/TR to reference crossover	98% of nominal reference voltage		1.1		V
SS/TR discharge voltage (overload)	V <sub>(VSENSE)</sub> = 0 V		60		mV
SS/TR discharge current (overload)	$V_{\text{(VSENSE)}} = 0 \text{ V}, V_{\text{(SS/TR)}} = 0.4 \text{ V}$		350		μΑ
SS discharge current (UVLO, EN, thermal fault)	$V_{(VIN)} = 5 \text{ V}, V_{(SS/TR)} = 0.5 \text{ V}$		1.9		mA
POWER GOOD (PWRGD PIN)				·	
	V <sub>(VSENSE)</sub> falling (Fault)		91		
VSENSE threshold	V <sub>(VSENSE)</sub> rising (Good)		93		$%V_{ref}$
VSENSE tilleshold	V <sub>(VSENSE)</sub> rising (Fault)		109		70 V ref
	V <sub>(VSENSE)</sub> falling (Good)		107		
Hysteresis	V <sub>(VSENSE)</sub> falling		2		$%V_{ref}$
Output-high leakage	$V_{\text{(VSENSE)}} = V_{\text{ref}}, V_{\text{(PWRGD)}} = 5.5 \text{ V}$		7		nA
On-resistance			56	100	Ω
Output low	I <sub>(PWRGD)</sub> = 3 mA		0.3		V
Minimum VIN for valid output	V <sub>(PWRGD)</sub> < 0.5 V at 100 μA		0.65	1.5	V

# 8.6 Timing Requirements

 $T_J = -40$ °C to 150°C, VIN = 2.95 V to 6 V (unless otherwise noted)

	MIN	NOM	MAX	UNIT
TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)				
Minimum CLK pulse duration	75			ns

Product Folder Links: TPS57112-Q1




## 8.7 Switching Characteristics

 $T_J = -40$ °C to 150°C, VIN = 2.95 V to 6 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TIMING RESISTOR AND EXTERNA	L CLOCK (RT/CLK PIN)				
RT/CLK low threshold	RT/CLK low threshold				V
PLL lock-in time	Measure at 500 kHz		42		μs
PH (PH PIN)				·	
	Measured at 50% points on PH, I <sub>O</sub> = 2 A		75		
Minimum on-time	Measured at 50% points on PH, $V_{(VIN)} = 6$ V, $I_0 = 0$ A		120		ns
Minimum off-time	Prior to skipping off pulses, BOOT-PH = 2.95 V, I <sub>O</sub> = 2 A				ns
Rise time	V 6 V 1 2 A		2.25		1//20
Fall time	V <sub>(VIN)</sub> = 6 V, I <sub>O</sub> = 2 A		2		V/ns

# 8.8 Typical Characteristics Curves




Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated




# **Typical Characteristics Curves (continued)**



# TEXAS INSTRUMENTS

# **Typical Characteristics Curves (continued)**



Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



# **Typical Characteristics Curves (continued)**




Figure 17. VIN Supply Current vs Input Voltage




Figure 18. PWRGD Threshold vs Temperature




Figure 19. PWRGD On-Resistance vs Temperature




Figure 20. SS/TR-to-VSENSE Offset vs Temperature



# 9 Detailed Description

#### 9.1 Overview

The TPS57112-Q1 device is a 6-V, 2-A, synchronous step-down (buck) converter with two integrated n-channel MOSFETs. To improve performance during line and load transients, the device implements a constant-frequency, peak-current-mode control which reduces output capacitance and simplifies external frequency-compensation design. The wide switching-frequency range of 200 kHz to 2000 kHz allows for efficiency and size optimization when selecting the output-filter components. The switching-frequency adjustment uses a resistor to ground on the RT/CLK pin. The device has an internal phase-lock loop (PLL) on the RT/CLK pin that synchronizes the power-switch turnon to the falling edge of an external system clock.

The TPS57112-Q1 device has a typical default start-up voltage of 2.45 V. The EN pin has an internal pullup current source that one can use to adjust the undervoltage lockout (UVLO) of the input voltage with two external resistors. In addition, the pullup current provides a default condition that allows the device to operate when the EN pin is floating. The total operating current for the TPS57112-Q1 device is typically 515 μA when not switching and under no load. When the device is disabled, the supply current is typically 5.5 μA.

The integrated 12-m $\Omega$  MOSFETs allow for high-efficiency power-supply designs with continuous output currents up to 2 A.

The TPS57112-Q1 device reduces the external component count by integrating the boot recharge diode. The bias-voltage supply for the integrated high-side MOSFET is from a capacitor between the BOOT and PH pins. A UVLO circuit monitors the boot-capacitor voltage and turns off the high-side MOSFET when the voltage falls below a preset threshold. This BOOT circuit allows the TPS57112-Q1 device to operate approaching 100% duty cycle. The lower limit for stepping down the output voltage is the 0.8-V reference.

The TPS57112-Q1 device has a power-good comparator (PWRGD) with 2% hysteresis.

The TPS57112-Q1 device minimizes excessive output overvoltage transients by taking advantage of the overvoltage power-good comparator. The regulated output voltage exceeding 109% of the nominal voltage activates the overvoltage comparator, turning off the high-side MOSFET and masking it from turning on until the output voltage is lower than 107% of the nominal voltage.


A use of the SS/TR (slow-start or tracking) pin is to minimize inrush currents or provide power-supply sequencing during power up. Couple a small-value capacitor to the pin for slow start. The SS/TR pin discharges before the output power up to ensure a repeatable restart after an overtemperature fault, UVLO fault, or disabled condition.

The use of a frequency foldback circuit reduces the switching frequency during start-up and overcurrent fault conditions to help limit the inductor current.

Product Folder Links: TPS57112-Q1



## 9.2 Functional Block Diagram



## 9.3 Feature Description

#### 9.3.1 Fixed-Frequency PWM Control

The TPS57112-Q1 device uses an adjustable fixed-frequency peak-current-mode control. External resistors on the VSENSE pin compare the output voltage to an internal voltage reference by an error amplifier that drives the COMP pin. An internal oscillator initiates the turnon of the high-side power switch. The device performs a comparison of the error-amplifier output to the high-side power-switch current. When the power-switch current reaches the COMP voltage level, the high-side power switch turns off and the low-side power switch turns on. The COMP pin voltage increases and decreases as the output current increases and decreases. The device implements a current limit by clamping the COMP pin voltage to a maximum level, and also implements a minimum clamp for improved transient-response performance.

#### 9.3.2 Slope Compensation and Output Current

The TPS57112-Q1 device adds a compensating ramp to the switch-current signal. This slope compensation prevents sub-harmonic oscillations as duty cycle increases. The available peak inductor current remains constant over the full duty-cycle range.

Copyright © 2010–2015, Texas Instruments Incorporated



## **Feature Description (continued)**

#### 9.3.3 Bootstrap Voltage (BOOT) and Low-Dropout Operation

The TPS57112-Q1 device has an integrated boot regulator and requires a small ceramic capacitor between the BOOT and PH pins to provide the gate-drive voltage for the high-side MOSFET. The value of the ceramic capacitor should be 0.1 µF. TI recommends a ceramic capacitor with a voltage rating of 10 V or higher, and an X7R or X5R grade dielectric because of the stable characteristics over temperature and voltage.

To improve dropout, the TPS57112-Q1 device operates at 100% duty cycle as long as the BOOT-to-PH pin voltage is greater than 2.2 V. A UVLO circuit turns off the high-side MOSFET, allowing for the low-side MOSFET to conduct when the voltage from BOOT to PH drops below 2.2 V. Because the supply current sourced from the BOOT pin is low, the high-side MOSFET can remain on for more switching cycles than are required to refresh the capacitor; thus, the effective duty cycle of the switching regulator is high.

## 9.3.3.1 Error Amplifier

The TPS57112-Q1 device has a transconductance amplifier that it uses as its error amplifier. The error amplifier compares the VSENSE voltage to the lower of the SS/TR pin voltage or the internal 0.8-V voltage reference. The transconductance of the error amplifier is 245  $\mu$ S during normal operation. When the voltage of the VSENSE pin is below 0.8 V and the device is regulating using the SS/TR voltage, the  $g_m$  is typically greater than 79  $\mu$ S, but less than 245  $\mu$ S. Placement of the frequency-compensation components is between the COMP pin and ground.

# 9.3.4 Voltage Reference

The voltage-reference system produces a precise  $\pm 1\%$  voltage reference over temperature by scaling the output of a temperature-stable band-gap circuit. The band-gap and scaling circuits produce 0.8 V at the non-inverting input of the error amplifier.

#### 9.4 Device Functional Modes

#### 9.4.1 Adjusting the Output Voltage

A resistor divider from the output node to the VSENSE pin sets the output voltage. TI recommends using divider resistors with 1% tolerance or better. Start with 100 k $\Omega$  for the R1 resistor and use Equation 1 to calculate R2. To improve efficiency at light loads, consider using larger-value resistors. If the values are too high, the regulator is more susceptible to noise, and voltage errors from the VSENSE input current are noticeable.

$$R2 = R1 \times \left(\frac{0.8 \text{ V}}{\text{V}_{O} - 0.8 \text{ V}}\right)$$

$$V_{O}$$

$$R1 \stackrel{>}{>}$$

$$TPS57112-Q1$$

Figure 21. Voltage-Divider Circuit

0.8 \

**VSENSE** 

R2

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



#### 9.4.2 Enable Functionality and Adjusting Undervoltage Lockout

The VIN pin voltage falling below 2.6 V disables the TPS57112-Q1 device. If an application requires a higher undervoltage lockout (UVLO), use the EN pin as shown in Figure 22 to adjust the input voltage UVLO by using two external resistors. TI recommends using the EN resistors to set the UVLO falling threshold ( $V_{STOP}$ ) above 2.6 V. Set the rising threshold ( $V_{START}$ ) to provide enough hysteresis to allow for any input supply variations. The EN pin has an internal pullup current source that provides the default condition of the TPS57112-Q1 device operating when the EN pin floats. Once the EN pin voltage exceeds 1.25 V, an additional 1.6  $\mu$ A of hysteresis is added. Pulling the EN pin below 1.18 V removes the 1.6  $\mu$ A. This additional current facilitates input voltage hysteresis.




Figure 22. Adjustable Undervoltage Lockout

$$R1 = \frac{V_{(START)} \left( \frac{V_{(ENFALLING)}}{V_{(ENRISING)}} \right) - V_{(STOP)}}{I_{(1)} \left( 1 - \frac{V_{(ENFALLING)}}{V_{(ENRISING)}} \right) + I_{(hys)}}$$
(2)

$$R2 = \frac{R1 \times V_{(ENFALLING)}}{V_{(STOP)} - V_{(ENFALLING)} + R1 \times (I_{(1)} + I_{(hys)})}$$

where

- $I_{(hys)} = 1.6 \mu A$
- $I_{(1)} = 1.6 \, \mu A$
- V<sub>(ENRISING)</sub> = 1.25 V

• 
$$V_{(ENFALLING)} = 1.18 \text{ V}$$
 (3)

#### 9.4.3 Slow-Start or Tracking Pin

The TPS57112-Q1 device regulates to the lower of the SS/TR pin or the internal reference voltage. A capacitor on the SS/TR pin to ground implements a slow-start time. The TPS57112-Q1 device has an internal pullup current source of 2  $\mu$ A that charges the external slow-start capacitor. Equation 4 calculates the required slow-start capacitor value where  $t_{(SS/TR)}$  is the desired slow-start time in ms,  $t_{(SS/TR)}$  is the internal slow-start charging current of 2  $\mu$ A, and  $t_{(SS/TR)}$  is the internal voltage reference of 0.8  $t_{(SS/TR)}$ .

$$C_{(SS/TR)} (nF) = \frac{t_{(SS/TR)} (ms) \times I_{(SS/TR)} (\mu A)}{V_{ref} (V)}$$
(4)




If during normal operation, VIN goes below UVLO, the EN pin goes below 1.2 V, or a thermal shutdown event occurs, the TPS57112-Q1 device stops switching. On VIN going above UVLO, the release of pulling high of EN, or exit from a thermal shutdown, SS/TR discharges to below 60 mV before reinitiating a powering-up sequence. The VSENSE voltage follows the SS/TR pin voltage with a 54-mV offset up to 85% of the internal voltage reference. When the SS/TR voltage is greater than 85% of the internal reference voltage, the offset increases as the effective system reference transitions from the SS/TR voltage to the internal voltage reference.

## 9.4.4 Sequencing

One can implement many of the common power-supply sequencing methods using the SS/TR, EN, and PWRGD pins. Implementation of the sequential method uses an open-drain or open-collector output of a power-on-reset pin of another device. Figure 23 shows the sequential method. Coupling power-good to the EN pin on the TPS57112-Q1 device enables the second power supply once the primary supply reaches regulation.

Ratiometric start-up is achieved by connecting the SS/TR pins together. The regulator outputs ramp up and reach regulation at the same time. When calculating the slow-start time, double the pullup current source in Equation 4. Figure 25 illustrates the ratiometric method.







Figure 23. Seguential Start-Up Seguence

Figure 24. Sequential Startup Using EN and PWRGD

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated








Figure 25. Schematic for Ratiometric Start-Up Sequence

Figure 26. Ratiometric Startup With  $V_{O(1)}$  Leading  $V_{O(2)}$ 

One can implement ratiometric and simultaneous power-supply sequencing by connecting the resistor network of R1 and R2 shown in Figure 27 to the output of the power supply that requires tracking, or to another voltage reference source. Using Equation 5 and Equation 6, one can calculate the tracking resistors to initiate  $V_{O(2)}$  slightly before, after, or at the same time as  $V_{O(1)}$ .  $V_{O(1)} - V_{O(2)}$  is 0 V for simultaneous sequencing. Including  $V_{(ssoffset)}$  and  $I_{(SS/TR)}$  as variables in the equations minimizes both the effect of the inherent SS/TR-to-VSENSE offset ( $V_{(ssoffset)}$ ) in the slow-start circuit, and the offset created by the pullup current source ( $I_{(SS)}$ ) and tracking resistors. Because of the requirement to pull the SS/TR pin below 40 mV before starting after an EN, UVLO, or thermal shutdown fault, one must carefully select the tracking resistors to ensure the device can restart after a fault. Make sure the calculated R1 value from Equation 5 is greater than the value calculated in Equation 7 to ensure the device can recover from a fault. As the SS/TR voltage becomes more than 85% of the nominal reference voltage,  $V_{(ssoffset)}$  becomes larger as the slow-start circuits gradually hand off the regulation reference to the internal voltage reference. The SS/TR pin voltage must be greater than 1.1 V for a complete handoff to the internal voltage reference, as shown in Figure 26.

$$R1 = \frac{V_{O(1)}}{V_{ref}} \times \frac{V_{(ssoffset)}}{I_{(SS/TR)}}$$
(5)

$$R2 = \frac{V_{\text{ref}} \times R1}{V_{\text{O(1)}} - V_{\text{ref}}}$$
 (6)

$$R1 > 2930 \times V_{O(1)} - 145 \times (V_{O(1)} - V_{O(2)})$$
(7)






Figure 27. Schematic for Ratiometric and Simultaneous Start-Up Sequence

Figure 28. Ratiometric Start-Up Using Coupled SS/TR Pins

#### 9.4.5 Constant Switching Frequency and Timing Resistor (RT/CLK Pin)

The switching frequency of the TPS57112-Q1 device is adjustable over a wide range from 200 kHz to 2000 kHz by placing a resistor on the RT/CLK pin with a value calculated by Equation 8. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. The RT/CLK is typically 0.5 V. To determine the timing resistance for a given switching frequency, use the curve in Figure 5 or Equation 8.

$$Rt(k\Omega) = \frac{247530 \text{ (M}\Omega/\text{s)}}{f_{(SW)}^{1.0533} \text{ (kHz)}}$$
(8)

$$f_{(SW)}(kHz) = \frac{131\,904\,(M\Omega/s)}{RT^{0.9492}(k\Omega)}$$
(9)

To reduce the solution size, set the switching frequency as high as possible, but consider tradeoffs of the efficiency, maximum input voltage, and minimum controllable on-time.

The minimum controllable on-time is typically 65 ns at full-current load and 120 ns at no load, and limits the maximum operating input voltage or output voltage.

#### 9.4.6 Overcurrent Protection

The TPS57112-Q1 device implements a cycle-by-cycle current limit. During each switching cycle, a comparison occurs between a voltage derived from the high-side switch current and the voltage on the COMP pin. When the instantaneous switch-current voltage intersects the COMP voltage, the high-side switch turns off. During overcurrent conditions that pull the output voltage low, the error amplifier responds by driving the COMP pin high, increasing the switch current. An internal clamp on the error amplifier output functions as a switch-current limit.

#### 9.4.7 Frequency Shift

To operate at high switching frequencies and provide protection during overcurrent conditions, the TPS57112-Q1 device implements a frequency shift. Without the frequency shift, during an overcurrent condition the low-side MOSFET may not turn off long enough to reduce the current in the inductor, causing a current runaway. With frequency shift, an overcurrent condition reduces the switching frequency from 100% to 50%, then 25%, as the voltage decreases from 0.8 V to 0 V on the VSENSE pin. The frequency shift allows the low-side MOSFET to be off long enough to decrease the current in the inductor. During start-up, the switching frequency increases as the voltage on VSENSE increases from 0 V to 0.8 V. See Figure 6 for details.

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated




#### 9.4.8 Reverse Overcurrent Protection

The TPS57112-Q1 device implements low-side current protection by detecting the voltage across the low-side MOSFET. When the converter sinks current through its low-side FET, the control circuit turns off the low-side MOSFET if the reverse current is typically more than 4.5 A. By implementing this additional protection scheme, the converter is able to protect itself from excessive current during power cycling and start-up into pre-biased outputs.

## 9.4.9 Synchronize Using the RT/CLK Pin

The RT/CLK pin can synchronize the converter to an external system clock. See Figure 29. To implement the synchronization feature in a system, connect a square wave to the RT/CLK pin with an on-time of at least 75 ns. If the square wave pulls the pin above the PLL upper threshold, a mode change occurs, and the pin becomes a synchronization input. The CLK mode disables the internal amplifier, and the pin is a high-impedance clock input to the internal PLL. Stopping the clocking edges re-enables the internal amplifier, and the mode returns to the frequency set by the resistor. The square-wave amplitude at this pin must transition lower than 0.6 V and higher than 1.6 V, typically. The synchronization frequency range is 300 kHz to 2000 kHz. The rising edge of PH synchronizes to the falling edge of the RT/CLK pin.






Figure 29. Synchronizing to a System Clock

Figure 30. Plot of Synchronizing to System Clock

#### 9.4.10 Power Good (PWRGD Pin)

The PWRGD pin output is an open-drain MOSFET. The output goes low when the VSENSE voltage enters the fault condition by falling below 91% or rising above 109% of the nominal internal reference voltage. There is a 2% hysteresis on the threshold voltage, so when the VSENSE voltage rises to the good condition above 93% or falls below 107% of the internal voltage reference, the PWRGD output MOSFET turns off. TI recommends using a pullup resistor between the values of 1 k $\Omega$  and 100 k $\Omega$  to a voltage source that is 6 V or less. PWRGD is in a valid state once the VIN input voltage is greater than 1.1 V.

## 9.4.11 Overvoltage Transient Protection

The TPS57112-Q1 device incorporates an overvoltage transient protection (OVTP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients. The OVTP feature minimizes the output overshoot by implementing a circuit to compare the VSENSE pin voltage to the OVTP threshold, which is 109% of the internal voltage reference. A VSENSE pin voltage greater than the OVTP threshold disables the high-side MOSFET, preventing current from flowing to the output and minimizing output overshoot. The VSENSE voltage dropping lower than the OVTP threshold allows the high-side MOSFET to turn on during the next clock cycle.

#### 9.4.12 Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 168°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal trip threshold. Once the die temperature decreases below 148°C, the device reinitiates the power-up sequence by discharging the SS pin to below 60 mV. The thermal shutdown hysteresis is 20°C.



#### 9.4.13 Small-Signal Model for Loop Response

Figure 31 shows an equivalent model for the TPS57112-Q1 control loop, which one can model in a circuit simulation program to check frequency response and dynamic load response. The error amplifier is a transconductance amplifier with a  $g_m$  of 245  $\mu$ S. One can model the error amplifier using an ideal voltage-controlled current source. Resistor R0 and capacitor C0 model the open-loop gain and frequency response of the amplifier. The 1-mV ac voltage source between nodes a and b effectively breaks the control loop for the frequency-response measurements. Plotting a over c vs frequency shows the small-signal response of the frequency compensation. Plotting a over b vs frequency shows the small-signal response of the overall loop. One can check the dynamic loop response by replacing  $R_{(L)}$  with a current source with the appropriate load-step amplitude and step rate in a time-domain analysis.




Figure 31. Small-Signal Model for Loop Response

#### 9.4.14 Simple Small-Signal Model for Peak-Current-Mode Control

Figure 31 is a simple small-signal model that one can use to understand how to design the frequency compensation. A voltage-controlled current source (duty-cycle modulator) supplying current to the output capacitor and load resistor approximates the TPS57112-Q1 power stage. Equation 10 shows the control-to-output transfer function, which consists of a dc gain, one dominant pole, and one ESR zero. The quotient of the change in switch current and the change in COMP pin voltage (node c in Figure 31) is the power-stage transconductance. The g<sub>m</sub> for the TPS57112-Q1 device is 14 S. The low-frequency gain of the power-stage frequency response is the product of the transconductance and the load resistance, as shown in Equation 11. As the load current increases and decreases, the low-frequency gain decreases and increases, respectively. This variation with load may seem problematic at first glance, but the dominant pole moves with load current [see Equation 12]. The dashed line in the right half of Figure 32 highlights the combined effect. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions, which makes it easier to design the frequency compensation.






Figure 32. Simple Small-Signal Model and Frequency Response for Peak-Current-Mode Control

$$\frac{V_{O}}{V_{(C)}} = A_{(dc)} \times \frac{\left(1 + \frac{s}{2\pi \times f_{(z)}}\right)}{\left(1 + \frac{s}{2\pi \times f_{(p)}}\right)}$$

$$(10)$$

$$A_{(dc)} = g_{m(ps)} \times R_{(L)}$$
(11)

$$f_{(p)} = \frac{1}{C_{(OUT)} \times R_{(L)} \times 2\pi}$$
(12)

$$f_{(z)} = \frac{1}{C_{(OUT)} \times R_{(ESR)} \times 2\pi}$$
(13)

#### 9.4.15 Small-Signal Model for Frequency Compensation

The TPS57112-Q1 device uses a transconductance amplifier for the error amplifier and readily supports two of the commonly used frequency-compensation circuits. Figure 33 shows the compensation circuits. The most likely implementation of Type 2B circuits is in high-bandwidth power-supply designs using low-ESR output capacitors. Type 2A includes one additional high-frequency pole to attenuate high-frequency noise.




Figure 33. Types of Frequency Compensation

Copyright © 2010–2015, Texas Instruments Incorporated

(18)



# **Device Functional Modes (continued)**

The design guidelines for TPS57112-Q1 loop compensation are as follows:

1. Calculate the modulator pole,  $f_{(p,mod)}$ , and the ESR zero,  $f_{(z,mod)}$ , using Equation 14 and Equation 15. Derating the output capacitor ( $C_{(OUT)}$ ) may be necessary if the output voltage is a high percentage of the capacitor rating. Use the capacitor manufacturer information to derate the capacitor value. Use Equation 16 and Equation 17 to estimate a starting point for the crossover frequency, f<sub>(c)</sub>. Equation 16 is the geometric mean of the modulator pole and the ESR zero, and Equation 17 is the mean of modulator pole and the switching frequency. Use the lower value of Equation 16 or Equation 17 as the maximum crossover frequency.

$$f_{(p,mod)} = \frac{I_{O(max)}}{2\pi \times V_O \times C_{(OUT)}}$$
(14)

$$f_{(z,mod)} = \frac{1}{2\pi \times R_{(ESR)} \times C_{(OUT)}}$$
(15)

$$f_{(c)} = \sqrt{f_{(p,mod)} \times f_{(z,mod)}}$$
(16)

$$f_{(c)} = \sqrt{f_{(p,mod)} \times \frac{f_{(SW)}}{2}}$$
(17)

2. Use Equation 18 to calculate the value of R3.

$$R3 = \frac{2\pi \times f_{(c)} \times V_O \times C_{(OUT)}}{g_{m(ea)} \times V_{ref} \times g_{m(ps)}}$$

where

- gm<sub>(ea)</sub> is the amplifier gain (245 µS)
- gm<sub>(ps)</sub> is the power-stage gain (14 S)
- 3. Place a compensation zero at the dominant pole  $f_{(p)} = \frac{1}{C_{(OUT)} \times R_{(L)} \times 2\pi}$
- 4. Use Equation 19 to calculate the value of C1.

$$C1 = \frac{R_{(L)} \times C_{(OUT)}}{R3}$$
(19)

5. The use of C2 is optional. If using C2 is necessary, use it to cancel the zero from the ESR of C<sub>(OUT)</sub>.

$$C2 = \frac{R_{(ESR)} \times C_{(OUT)}}{R3}$$
 (20)



# 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 10.1 Application Information

Details on how to use this device in automotive applications appear throughout this device specification. The following sections provide the typical application use case with equations and methods on selecting the external components, as well as layout guidelines.

# 10.2 Typical Application




Figure 34. High-Frequency, 1.8-V Output Power-Supply Design With Adjusted UVLO

# 10.2.1 Design Requirements

This example details the design of a high-frequency switching-regulator design using ceramic output capacitors. A few parameters must be known to start the design process. These parameters are typically determined at the system level. For this example, use the following known parameters:

PARAMETER	VALUE
Output voltage	1.8 V
Transient response for load step from 1 A to 2 A	$\Delta V_{(OUT)} = 5\%$
Maximum output current	2 A
Input voltage	5 V nominal, 3 V to 5 V
Output-voltage ripple	< 30 mV p-p
Switching frequency (f <sub>(SW)</sub> )	1000 kHz

Product Folder Links: TPS57112-Q1



#### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Selecting the Switching Frequency

The first step is to decide on a switching frequency for the regulator. Typically, one wants to choose the highest switching frequency possible, because this produces the smallest solution size. The high switching frequency allows for lower-valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the highest switching frequency causes extra switching losses, which hurt the performance of the converter. The converter is capable of running from 200 kHz to 2 MHz. Unless a small solution size is an ultimate goal, select a moderate switching frequency of 1 MHz to achieve both a small solution size and high-efficiency operation. Using Equation 8, calculate the value of R5 to be 180 kΩ. The choice for the design is a standard 1% 182-kΩ value.

#### 10.2.2.2 Output Inductor Selection

The inductor selected works for the entire TPS57112-Q1 input-voltage range. To calculate the value of the output inductor, use Equation 21. The k<sub>(IND)</sub> coefficient represents the amount of ripple current in the inductor relative to the maximum output current. The output capacitor filters the inductor ripple current. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor, because the output capacitor must have a ripple-current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however,  $k_{(IND)}$  is normally from 0.1 to 0.3 for the majority of applications.

For this design example, use  $k_{(IND)}=0.3$ ; the calculated value of the inductor is 1.36  $\mu H$ . For this design, the choice is a nearest standard value of 1.5  $\mu H$ . For the output-filter inductor, it is important not to exceed the rms current and saturation current ratings. Use Equation 23 and Equation 24 to find the rms and peak inductor currents.

For this design, the rms inductor current is 2 A and the peak inductor current is 2.42 A. The chosen inductor is a Coilcraft XLA4020-152ME\_. It has a saturation current rating of 9.6 A and an rms current rating of 7.5 A.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults, or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated previously. In transient conditions, the inductor current can increase up to the switch-current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch-current limit rather than the peak inductor current.

$$L1 = \frac{V_{I(max)} - V_{O}}{I_{O} \times k_{(IND)}} \times \frac{V_{O}}{V_{I(max)} \times f_{(SW)}}$$
(21)

$$I_{(ripple)} = \frac{V_{I(max)} - V_{O}}{L1} \times \frac{V_{O}}{V_{I(max)} \times f_{(SW)}}$$
(22)

$$I_{(Lrms)} = \sqrt{I_O^2 + \frac{1}{12} \times \left(\frac{V_O \times (V_{I(max)} - V_O)}{V_{I(max)} \times L1 \times f_{(SW)}}\right)^2}$$
(23)

$$I_{(Lpeak)} = I_O + \frac{I_{(ripple)}}{2}$$
(24)

Product Folder Links: TPS57112-Q1



#### 10.2.2.3 Output Capacitor

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance must be selected based on the most-stringent of these three criteria.

The desired response to a large change in the load current is the first criterion. The output capacitor must supply the load with current when the regulator cannot. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after removal of the input power. The regulator is temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load, such as transitioning from no load to a full load. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. Sizing of the output capacitor must be adequate to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for two clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 25 shows the minimum output capacitance necessary to meet this requirement.

For this example, the transient load response is specified as a 5% change in  $V_O$  for a load step from 0 A (no load) to 1.5 A (50% load). For this example,  $\Delta I_O = 1.5$  A - 0 A = 1.5 A and  $\Delta V_O = 0.05 \times 1.8 = 0.09$  V. Using these numbers gives a minimum capacitance of 33  $\mu$ F. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

Equation 26 calculates the minimum output capacitance needed to meet the output voltage ripple specification. In this case, the maximum output-voltage ripple is 30 mV. Under this requirement, Equation 26 yields 2.3 µF.

$$C_{(OUT)} > \frac{2 \times \Delta I_O}{f_{(SW)} \times \Delta V_O}$$

where

- ΔI<sub>O</sub> is the change in output current
- f<sub>(SW)</sub> is the switching frequency of the regulator
- ΔV<sub>O</sub> is the allowable change in the output voltage

$$C_{(OUT)} > \frac{1}{8 \times f_{(SW)}} \times \frac{1}{\frac{V_{O(ripple)}}{I_{(ripple)}}}$$

where

- f<sub>(SW)</sub> is the switching frequency
- V<sub>O(ripple)</sub> is the maximum allowable output voltage ripple
- I<sub>(ripple)</sub> is the inductor ripple current (26)

Equation 27 calculates the maximum ESR an output capacitor can have to meet the output-voltage ripple specification. Equation 27 indicates the ESR should be less than 55 m $\Omega$ . In this case, the ESR of the ceramic capacitor is much less than 55 m $\Omega$ .

Factor in additional capacitance de-ratings for aging, temperature, and dc bias, which increase this minimum value. For this example, use two 22- $\mu$ F 10-V X5R ceramic capacitors with 3 m $\Omega$  of ESR.

Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. Specify an output capacitor that can support the inductor ripple current. Some capacitor data sheets specify the root-mean-square (RMS) value of the maximum ripple current. One can use Equation 28 to calculate the rms ripple current the output capacitor must support. For this application, Equation 28 yields 333 mA.

$$R_{(ESR)} < \frac{V_{O(ripple)}}{I_{(ripple)}}$$
(27)

$$I_{(Co,rms)} = \frac{V_O \times (V_{I(max)} - V_O)}{\sqrt{12} \times V_{I(max)} \times L1 \times f_{(SW)}}$$
(28)

Copyright © 2010–2015, Texas Instruments Incorporated

(25)



#### 10.2.2.4 Input Capacitor

The TPS57112-Q1 device requires a high-quality ceramic, type X5R or X7R, input decoupling capacitor with at least 4.7 µF of effective capacitance, and in some applications a bulk capacitance. The effective capacitance includes any dc bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple-current rating greater than the maximum input ripple current of the TPS57112-Q1 device. Calculate the input ripple current using Equation 29.

The value of a ceramic capacitor varies significantly over temperature and the amount of dc bias applied to the capacitor. Minimize the capacitance variations due to temperature by selecting a dielectric material that is stable over temperature. The usual selection for power regulator capacitors is an X5R or X7R ceramic dielectric, because they have a high capacitance-to-volume ratio and are fairly stable over temperature. The output capacitor selection must also take the dc bias into account. The capacitance value of a capacitor decreases as the dc bias across a capacitor increases.

This example design requires a ceramic capacitor with at least a 10-V voltage rating to support the maximum input voltage. The selection for this example is one 10-µF capacitor in parallel with one 0.1-µF capacitor, both with 10-V ratings. The input capacitance value determines the input ripple voltage of the regulator. Use Equation 30 to calculate the input voltage ripple.

$$I_{(Ci,rms)} = I_O \times \sqrt{\frac{V_O}{V_{I(min)}} \times \frac{\left(V_{I(min)} - V_O\right)}{V_{I(min)}}}$$
(29)

$$\Delta V_{I} = \frac{I_{O(max)} \times 0.25}{C_{(IN)} \times f_{(SW)}}$$
(30)

Using the design example values,  $I_{O(max)} = 2$  A,  $C_{(IN)} = 10$   $\mu$ F,  $f_{(SW)} = 1$  MHz, yields an input voltage ripple of 50 mV and an RMS input ripple current of 0.98 A.

#### 10.2.2.5 Slow-Start Capacitor

The slow-start capacitor determines the minimum amount of time it takes for the output voltage to reach its nominal programmed value during power up. Slow start is useful if a load requires a controlled voltage-slew rate. Another use for slow start is if the output capacitance is large and would require large amounts of current to charge the capacitor quickly to the output-voltage level. The large currents necessary to charge the capacitor may make the TPS57112-Q1 device reach the current limit, or excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output-voltage slew rate solves both of these problems.

One can calculate the slow-start capacitor value using Equation 31. For the example circuit, the slow-start time is not too critical because the output-capacitor value is 44  $\mu$ F which does not require much current to charge to 1.8 V. The example circuit has the slow-start time set to an arbitrary value of 4 ms, which requires a 10 nF capacitor. In the TPS57112-Q1 device,  $I_{(SS/TR)}$  is 2.2  $\mu$ A and  $V_{ref}$  is 0.8 V.

$$C_{(SS)} (nF) = \frac{t_{(SS)} (ms) \times I_{(SS/TR)} (\mu A)}{V_{ref} (V)}$$
(31)

#### 10.2.2.6 Bootstrap Capacitor Selection

Submit Documentation Feedback

Connect a 0.1-µF ceramic capacitor between the BOOT and PH pins for proper operation. TI recommends using a ceramic capacitor with X5R or better-grade dielectric. The capacitor should have a 10-V or higher voltage rating.

#### 10.2.2.7 Output Voltage and Feedback Resistor Selection

For the example design, the R6 selection is 100 k $\Omega$ . Using Equation 32, the calculated value of R7 is 80 k $\Omega$ . The nearest standard 1% resistor is 80.5 k $\Omega$ .

$$R7 = \frac{V_{\text{ref}}}{V_{\text{O}} - V_{\text{ref}}} \times R6 \tag{32}$$

Product Folder Links: TPS57112-Q1



Because of the internal design of the TPS57112-Q1 device, any given input voltage has a minimum output voltage limit. The output voltage can never be lower than the internal voltage reference of 0.8 V. Above 0.8 V, the output voltage may be limited by the minimum controllable on time. The minimum output voltage in this case is given by Equation 33

$$V_{O(min)} = t_{(ONmin)} \times f_{(SWmax)} \times \left( V_{I(max)} - I_{O(min)} \times 2 \times r_{DS(on)} \right) - I_{O(min)} \times \left( R_{(L)} + r_{DS(on)} \right)$$

#### where

- V<sub>O(min)</sub> = minimum achievable output voltage
- t<sub>(ONmin)</sub> = minimum controllable on-time (65 ns typical. 120 ns no load)
- f<sub>(SWmax)</sub> = maximum switching frequency, including tolerance
- V<sub>I(max)</sub> = maximum input voltage
- I<sub>O(min)</sub> = minimum load current
- $r_{DS(on)}$  = minimum high-side MOSFET on-resistance (15 m $\Omega$ –19 m $\Omega$ )

There is also a maximum achievable output voltage which is limited by the minimum off-time. The maximum output voltage is given by Equation 34

$$V_{O(max)} = \left(1 - t_{(OFFmax)} \times f_{(SWmax)}\right) \times \left(V_{I(min)} - I_{O(max)} \times 2 \times r_{DS(on)}\right) - I_{O(max)} \times \left(R_{(L)} + r_{DS(on)}\right)$$

#### where

- V<sub>O(max)</sub> = maximum achievable output voltage
- t<sub>(OFFmax)</sub> = maximum off-time (60 ns typical)
- f<sub>(SWmax)</sub> = maximum switching frequency, including tolerance
- V<sub>I(min)</sub> = minimum input voltage
- I<sub>O(max)</sub> = maximum load current
- $r_{DS(on)}$  = maximum high-side MOSFET on-resistance (19 m $\Omega$ –30 m $\Omega$ )
- R<sub>(L)</sub> = series resistance of output inductor

# 10.2.2.8 Compensation

There are several industry techniques used to compensate dc-dc regulators. The method presented here is easy to calculate and yields high phase margins. For most conditions, the regulator has a phase margin between 60 and 90 degrees. The method presented here ignores the effects of the slope compensation that is internal to the TPS57112-Q1 device. As a result of ignoring the slope compensation, the actual crossover frequency is usually lower than the crossover frequency used in the calculations. Use SwitcherPro software for a more-accurate design.

To get started, calculate the modulator pole,  $f_{(p,mod)}$ , and the ESR zero,  $f_{(z,mod)}$ , using Equation 35 and Equation 36. For  $C_{(OUT)}$ , derating the capacitor is needed, as the 1.8-V output is a small percentage of the 10-V capacitor rating. If the output is a high percentage of the capacitor rating, use the manufacturer information for the capacitor to derate the capacitor value. Use Equation 37 and Equation 38 to estimate a starting point for the crossover frequency,  $f_{(c)}$ . For the example design,  $f_{(p,mod)}$  is 6.03 kHz and  $f_{(z,mod)}$  is 1210 kHz. Equation 37 is the geometric mean of the modulator pole and the ESR zero, and Equation 38 is the mean of modulator pole and the switching frequency. Equation 37 yields 85.3 kHz and Equation 38 gives 54.9 kHz. Use the lower value of Equation 37 and Equation 38 as the approximate crossover frequency. For this example,  $f_{(c)}$  is 56 kHz. Next, calculate the compensation components. Use a resistor in series with a capacitor to create a compensating zero. A capacitor in parallel with these two components forms the compensating pole (if needed).

$$f_{(p,mod)} = \frac{I_{O(max)}}{2\pi \times V_O \times C_{(OUT)}}$$
(35)

$$f_{(z,mod)} = \frac{1}{2\pi \times R_{(ESR)} \times C_{(OUT)}}$$
(36)

$$f_{(c)} = \sqrt{f_{(p,mod)} \times f_{(z,mod)}}$$
(37)

$$f_{(c)} = \sqrt{f_{(p,mod)} \times \frac{f_{(SW)}}{2}}$$
(38)

Submit Documentation Feedback

(34)



The compensation design takes the following steps:

1. Set up the anticipated crossover frequency. Use Equation 39 to calculate the resistor value for the compensation network. In this example, the anticipated crossover frequency  $(f_{(c)})$  is 56 kHz. The power-stage gain  $(gm_{ps})$  is 14 S, and the error-amplifier gain  $(gm_{ea})$  is 245  $\mu$ S.

R3 = 
$$\frac{2\pi \times f_{(c)} \times V_O \times C_{(OUT)}}{g_{m(ea)} \times V_{ref} \times g_{m(ps)}}$$
(39)

2. Place compensation zero at the pole formed by the load resistor and the output capacitor. Calculate the capacitor for the compensation network from Equation 40.

$$C3 = \frac{R0 \times C0}{R3} \tag{40}$$

3. An extra pole can be added to attenuate high-frequency noise. In this application, the extra pole is not necessary.

From the procedures above, the compensation network includes a 7.68-k $\Omega$  resistor and a 3300-pF capacitor.

#### 10.2.2.9 Power-Dissipation Estimate

The following formulas show how to estimate the IC power dissipation under continuous-conduction-mode (CCM) operation. The power dissipation of the IC ( $P_T$ ) includes conduction loss ( $P_{(con)}$ ), dead-time loss ( $P_{(d)}$ ), switching loss ( $P_{(gW)}$ ), gate-drive loss ( $P_{(ad)}$ ), and supply-current loss ( $P_{(a)}$ ).

$$P_{(con)} = I_O^2 \times r_{DS(on)(Temp)}$$

where

- Io is the output current (A)
- $r_{DS(on)(Temp)}$  is the on-resistance of the high-side MOSFET with given temperature ( $\Omega$ ) (41)

$$P_{(d)} = f_{(SW)} \times I_O \times 0.7 \times 60 \times 10^{-9}$$

where

$$P_{(SW)} = 1/2 \times V_1 \times I_0 \times f_{(SW)} \times 8 \times 10^{-9}$$

where

$$P_{(gd)} = 2 \times V_I \times f_{(SW)} \times 2 \times 10^{-9}$$
(44)

$$P_{(q)} = V_1 \times 515 \times 10^{-6} \tag{45}$$

Therefore:

$$P_T = P_{(con)} + P_{(d)} + P_{(SW)} + P_{(gd)} + P_{(q)}$$

where

• 
$$P_T$$
 is the total device power dissipation (W) (46)

For a given  $T_A$ :

$$T_J = T_A + R_{\theta JA} \times P_T$$

where

- T<sub>A</sub> is the ambient temperature (°C)
- T<sub>J</sub> is the junction temperature (°C)
- R<sub>θ,JA</sub> is the thermal resistance of the package (°C/W)



For a given  $T_{J(max)}$ :

$$T_{A(max)} = T_{J(max)} - R_{\theta JA} \times P_T$$


where

• T<sub>J(max)</sub> is maximum junction temperature (°C)

(48)

Additional power losses occur in the regulator circuit because of the inductor ac and dc losses and trace resistance that impact the overall efficiency of the regulator.

#### 10.2.3 Application Performance Plots







Figure 36. Efficiency vs Load Current







Figure 37. Efficiency vs Load Current 1 MHz, 3.3 VIN, T<sub>A</sub> = 25°C


Figure 38. Efficiency vs Load Current 1 MHz, 5 VIN, T<sub>A</sub> = 25°C

Copyright © 2010–2015, Texas Instruments Incorporated









# 11 Power Supply Recommendations

By design, the TPS57112-Q1 device works with an analog supply voltage range of 2.95 V to 6 V. Ensure good regulation for the input supply, and connect the supply to the VIN pins with the appropriate input capacitor as calculated in the *Input Capacitor* section. If the input supply is located more than a few inches from the TPS57112-Q1 device, the design may require extra capacitance in addition to the recommended value.

#### 12 Layout

## 12.1 Layout Guidelines

Layout is a critical portion of good power-supply design. There are several signal paths that conduct fast-changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power-supply performance. Take care to minimize the loop area formed by the bypass capacitor connections and the VIN pins. See Figure 49 for a PCB layout example. Tie the GND pins and AGND pin directly to the thermal pad under the IC. Connect the thermal pad to any internal PCB ground planes using multiple vias directly under the IC. One can use additional vias to connect the top-side ground area to the internal planes near the input and output capacitors. For operation at full-rated load, the top-side ground area, along with any additional internal ground planes, must provide adequate heat dissipating area.


Copyright © 2010–2015, Texas Instruments Incorporated Submit



## **Layout Guidelines (continued)**

Locate the input bypass capacitor as close to the IC as possible. Route the PH pins to the output inductor. Because the PH connection is the switching node, locate the output inductor close to the PH pins, and minimize the area of the PCB conductor to prevent excessive capacitive coupling. Also locate the boot capacitor close to the device. Connect the sensitive analog ground connections for the feedback voltage divider, compensation components, slow-start capacitor, and frequency-set resistor to a separate analog ground trace as shown. The RT/CLK pin is particularly sensitive to noise, so locate the RT resistor as close as possible to the IC and route traces to minimize their lengths. One can place the additional external components approximately as shown. It may be possible to obtain acceptable performance with alternate PCB layouts. However, this layout, meant as a guideline, demonstrably produces good results.

## 12.2 Layout Example



VIA to Ground Plane

Figure 49. PCB Layout Example

2 Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



# 13 Device and Documentation Support

#### 13.1 Device Support

#### 13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 13.2 Trademarks

SwitcherPro, SWIFT are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

## 13.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, And Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Product Folder Links: TPS57112-Q1



# PACKAGE OPTION ADDENDUM

23-Sep-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS57112QRTERQ1	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	7112Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





23-Sep-2014

# PACKAGE MATERIALS INFORMATION

www.ti.com 23-Sep-2014

# TAPE AND REEL INFORMATION





Α0	
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS57112QRTERQ1	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Sep-2014



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS57112QRTERQ1	WQFN	RTE	16	3000	367.0	367.0	35.0

# RTE (S-PWQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



# RTE (S-PWQFN-N16)


## PLASTIC QUAD FLATPACK NO-LEAD

# THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206446-4/R 10/14

NOTE: A. All linear dimensions are in millimeters



# RTE (S-PWQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity