### **1** Overview

STC8H series of microcontrollers do not require an external crystal oscillator and external reset circuit. They are 8051 microcontrollers with the properties of strong anti-interference/ultra low price/high speed/low power consumption. Under the same operating frequency, STC8H series of microcontrollers are about 12 times faster (11.2 ~ 13.2 times) than traditional 8051. To execute all 111 instructions in sequence, the STC8H series microcontroller only needs 147 clocks, while the traditional 8051 requires 1944 clocks. STC8H series of microcontrollers are single clock/machine cycle (1T) microcontrollers produced by STC. They are new generation 8051 microcontrollers with wide voltage/high speed / high reliability / low power consumption / strong antistatic / strong anti-interference, and is super encrypted. The instruction codes are fully compatible with traditional 8051.

High precision of  $\pm 0.3\%$  @+25 °C RC clock is integrated in MCU with -1.38% to +1.42% temperature drift under the temperature range of -40 °C to +85 °C, and 0.88% to +1.05% temperature drift under temperature range from -20 °C to +65 °C. The frequency of RC clock can be set from 4MHz to 35MHz when programming a MCU using ISP. Note: The maximum frequency must be controlled below 35MHz when the temperature range is -40 °C to +85 °C. Moreover, high reliable reset circuit is integrated in MCU with 4 levels optional reset threshold voltages, which can be selected when user programming using ISP. So, external expensive crystal and the external reset circuit can be eliminated completely.

There are three optional clock sources inside the MCU, internal high precision IRC which can be adjusted appropriately, internal 32KHz low speed IRC, external 4MHz~33MHz oscillator or external clock signal. The clock source can be freely chosen in user codes. After the clock source is selected, it may be 8-bit divided and then be supplied to the CPU and the peripherals, such as timers, UARTs, SPI, and so on.

Two low power modes are provided in MCU, the IDLE mode and the STOP mode. In IDLE mode, MCU stops clocking CPU, CPU stops executing instructions without clock, while all peripherals are still working. At this moment, the power consumption is about 1.0mA at 6MHz working frequency. The STOP mode is the power off or power-down mode. At this momont, the main clock stops, CPU and all peripherals stop working, and the power consumption can be reduced to about 0.6uA when VCC is 5.0V, 0.4uA when VCC is 3.3V.

# The Power-down mode can be woke-up by one of the following interrupts: INT0(P3.2), INT1(P3.3), INT2(P3.6), INT3(P3.7), INT4(P3.0), T0(P3.4), T1(P3.5), T2(P1.2), T3(P0.4), T4(P0.6), RXD(P3.0/P3.6/P1.6/P4.3), RXD2(P1.0/P4.6), RXD3(P0.0/P5.0), RXD4(P0.2/P5.2), I2C\_SDA(P1.4/P2.4/P3.3), Comparator, LVD, Power-down wake-up timer.

Rich digital peripherals and analog peripherals are provided in MCU, including UARTs, timers, enhanced PWMs and I2C, SPI, USB, ultra-high speed ADC and comparator, which can meet the requirements of users when designing a product.

The enhanced dual data pointers are integrated in the STC8H series of microcontrollers. Using user codes, the function of automatic increasing or decreasing of data pointer and automatic switching of two sets of data pointers can be realized.

Products Line	I/O	UART	Timers	ADC	Enhanced PWM	CMP	SPI	I2C	USB	MDU16	LED DRV	Touch Key	RTC	I/O Int.	Color LCM	LCD DRV	DMA
STC8H1K08 family	17	2	3	9сн*10в	•	•	•	•									
STC8H1K28 family	29	2	5	12сн*10в	•	•	•	•									
STC8H3K64S4 family	45	4	5	$12_{CH}*12_{B}$	•	•	•	•		•				•			
STC8H3K64S2 family	45	2	5	12сн*12в	•	•	•	•		•				•			
STC8H8K64U family Version A	60	4	5	15 <sub>СН</sub> *12 <sub>В</sub>	•	•	•	•	•	•							
STC8H8K64U familyVersion B	60	4	5	15сн*12в	•	•	•	•	•	•			•	•	•		•
STC8H2K64T family	44	4	5	15 <sub>СН</sub> *12 <sub>В</sub>	•	•	•	•		•	•	•	•				
STC8H4K64TLR family	44	4	5	15сн*12в	•	•	•	•		•	•		•	•	•		•
STC8H4K64TLCD family	60	4	5	15 <sub>CH</sub> *12 <sub>B</sub>	•	•	•	•		•		•	•	•	•	•	•
STC8H4K64LCD family	61	4	5	15сн*12в	•					•							
STC8H1K08TR family	16	2	3	15сн*12в	•	•	•	•		•		•	•	•	•		•

## 2 Features

### 2.1 STC8H1K08-36I-TSSOP20/QFN20 family

### 2.1.1Features and Price

#### Selection and price (No external crystal and external reset required with 9 channels 10-bit ADC)

MCU	Operating voltage (V)	Flash Code Memory (100 thousand times) (Byte)	Idata, Internal DATA RAM(Byte)	Xdata, Internal extended SRAM (Byte)	Enhanced Dual DPTR (increasing or decreasing)	EEPROM 100 thousand times) (Byte)	Maximum I/O Lines	Traditional I/O interrupt(INT0/INT1/INT2/INT3/INT4) (can wake-up CPU)	UARTs which can wake-up CPU	SPI	I <sup>2</sup> C which can wake-up CPU	Timers/Counters (T0-T2 Pin can wake-up CPU)	16-bit advanced PWM timers with Complementary symmetrical dead-time	Power-down Wake-up timer	9-channels high speed ADC (8 PWMs can be used as 8 DACs)	Comparator (May be used as ADC to detect external power-down)	Internal LVD interrupt (can wake-up CPU)	Watch-dog Timer	Internal high reliable reset circuit with 4 level ontional reset threshold	Internal high presision Clock (adjustabal under 35MHz)	Clock output and Reset	Program encrypted transmission (Anti-blocking)	Password can be set for next update	Support RS485 download	Support software USB download directly	Online debugging	Price & Package TSSOP20 <6.5mm*6.5mm>	QFN20 <3mm*3mm>	Main product supply information
STC8H1K08	1.9- 5.5	8K	256B	1K	2	4K	17	Y	2	Y	Y	3	8	Y	10bit	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y		$\checkmark$	Av
STC8H1K17	1.9- 5.5	17K	256B	1K	2	IAP	17	Y	2	Y	Y	3	8	Y	10bit	Y	Y	Y	Y	Y	Y	Y	Y	Y	-	-	$\checkmark$	$\checkmark$	ailable
STC8H1K12	<del>1.9-</del> <del>5.5</del>	<del>12K</del>	<del>256B</del>	<del>1K</del>	2	IAP	<del>17</del>	¥	2	¥	¥	3	8	¥	<del>10bit</del>	¥	¥	¥	¥	¥	¥	¥	¥	¥	¥	¥	Not	availal	ble

#### > Core

- Ultra-high speed 8051 Core with single clock per machine cycle, which is called 1T, and the speed is about 12 times faster than traditional 8051
- ✓ Fully compatible instruction set with traditional 8051
- ✓ 17 interrupt sources and 4 interrupt priority levels
- ✓ Online debugging is supported

#### Operating voltage

✓ 1.9V~5.5V

#### > Operating temperature

 $-40^{\circ}C \sim 85^{\circ}C$  (The chip is produced in  $-40^{\circ}C \sim 125^{\circ}C$  process. Please refer to the description of the electrical characteristics chapter for applications beyond the temperature range)

#### Flash memory

- Up to 17Kbytes of Flash memory to be used for storing user code
- ✓ Configurable size EEPROM, 512bytes single page for being erased, which can be repeatedly erased more than 100 thousand times.
- ✓ In-System-Programming, ISP in short, can be used to update the application code. No dedicated programmer is needed.
- ✓ Online debugging with single chip is supported, and no dedicated emulator is needed. The number of breakpoints is unlimited theoratically.

#### > SRAM

✓ 128 bytes internal direct access RAM (DATA, use keyword *data* to declare in C language program)

#### STC8H1K08 Series Manual

- 128 bytes internal indirect access RAM (IDATA, use keyword *idata* to declare in C language program)
- 1024 bytes internal extended RAM (internal XDATA, use keyword xdata to declare in C language program)

#### > Clock

- Internal high precise RC clock(IRC for short, ranges from 4MHz to 36MHz), adjustable while ISP and can be divided to lower frequency by user software, 100KHz for instance.
  - ✓ Error:  $\pm 0.3\%$  (at the temperature 25°C)
  - ✓ -1.35% ~+1.30% temperature drift (at the temperature range of -40 °C to +85 °C)
  - ✓ -0.76% ~+0.98% temperature drift (at the temperature range of -20 °C to 65 °C)
- Internal 32KHz low speed IRC with large error

External 4MHz~33MHz oscillator or external clock

The three clock sources above can be selected freely by user code.

#### Reset

- ✓ Hardware reset
  - ✓ Power-on reset. (Effective when the chip does not enable the low voltage reset function)
  - ✓ Reset by reset pin. The default function of P5.4 is the I/O port. P5.4 pin can be set as the reset pin while ISP download. (Note: When the P5.4 pin is set as the reset pin, the reset level is low.)
  - ✓ Watch dog timer reset
  - ✓ Low voltage detection reset. 4 low voltage detection levels are provided, 2.0V, 2.4V, 2.7V, 3.0V.
- Software reset
  - ✓ Writing the reset trigger register using software

#### Interrupts

- 17 interrupt sources: INT0(Supports rising edge and falling edge interrupt), INT1(Supports rising edge and falling edge interrupt), INT2(Supports falling edge interrupt only), INT3(Supports falling edge interrupt only), INT4(Supports falling edge interrupt only), timer 0, timer 1, timer 2, UART 1, UART 2, ADC, LVD, SPI, I<sup>2</sup>C, comparator, PWMA, PWMB
- ✓ 4 interrupt priority levels
- Interrupts that can wake up the CPU in clock stop mode: INT0(P3.2), INT1(P3.3), INT2(P3.6), INT3(P3.7), INT4(P3.0), T0(P3.4), T1(P3.5), T2(P1.2), RXD(P3.0/P3.6/P1.6), RXD2(P1.0), I2C\_SDA(P1.4/P3.3), Comparator interrupt, LVD interrupt, Power-down wake-up timer.

#### > Digital peripherals

- ✓ 3 16-bit timers: timer0, timer1, timer2, where the mode 3 of timer 0 has the Non-Maskable Interrupt (NMI in short) function. Mode 0 of timer 0 and timer 1 is 16-bit Auto-reload mode.
- ✓ 2 high speed UARTs: UART1, UART2, whose maximum baudrate clock may be FOSC/4
- ✓ 8 channels/2 groups of enhanced PWMs, which can realize control signals with dead time, and support external fault detection function. In addition, it also supports 16-bit timers, 8 external interrupts, 8 channels of external capture and pulse width measurement functions.
- ✓ SPI: Master mode, slave mode or master/slave automatic switch mode are supported.
- $\checkmark$  I<sup>2</sup>C: Master mode or slave mode are supported.

#### Analog peripherals

- 9 channels (channel 0 to channel 1, channel 8 to channel 14) ultra high speed ADC which supports 10-bit precision. The maximum speed can be 500K(Half a million ADC conversions per second)
- Channel 15 of ADC is used to test the internal reference voltage. (The default internal reference voltage is 1.19V when the chip is shipped)
- ✓ A set of comparator (the CMP+ port and all ADC input ports can be selected as the positive terminal of the comparator, so the comparator can be used as a multi-channel comparator for time division multiplexing)
- ✓ DAC: 8 channels advanced PWMs timers can be used as 8 channels DAC

#### > GPIO

- ✓ Up to 17 GPIOs: P1.0~P1.7, P3.0~P3.7, P5.4
- ✓ 4 modes for all GPIOs: quasi\_bidirectional mode, push-pull outputmode, open drain mode, high-impedance input mode
- Except for P3.0 and P3.1, all other I/O ports are in a high-impedance state after power-on. User must configure the I/O ports mode before using them. In addition, the internal 4K pull-up resistor of every I/O can be enabled independently.

#### Package

TSSOP20 <6.5mm\*6.5mm>, QFN20 <3mm\*3mm>

### 2.1.2 Pinouts



#### Note:

1. ADC's external reference power supply pin ADC\_VRef+ must not be floating. It must be connected to an external reference power supply or directly connected to Vcc.

2. If USB download is not required, P3.0/P3.1/P3.2 cannot be at low level at the same time when the chip is reset.



universal USB to UART tool

#### **ISP download steps:**

- 1. Connect the universal USB to UART tool to the target chip according to the connection method shown in the figure above.
- 2. Press the power button to confirm that the target chip is in a power-off state (the power-on LED is off). Note: When the tool is powered on for the first time, there is no external power supply, so if it is the first time to use this tool, you can skip this step.
- 3. Click the "Download/Program" button in the STC-ISP download software.
- 4. Press the power button again to power on the target chip (the power-on LED is on).
- 5. Start ISP download.

Note: It has been found that when using the USB cable for ISP download, if the USB cable is too thin and the voltage drop on the USB cable is too large, this will result in insufficient power supply during the ISP download. Therefore, please be sure to use the booster USB cable for ISP download.

#### Note:

- 1. Except for P3.0 and P3.1, all other I/O ports are in high-impedance input state after power-on. User must set the I/O port mode firstly when using I/O.
- 2. All I/O ports can be set to quasi-bidirectional port mode, push-pull output mode, open-drain output mode or high-impedance input mode. In addition, each I/O can enable the internal 4K pull-up resistor independently.
- 3. When P5.4 is enabled as the reset pin, the reset level is low.



### 2.1.3 Pin descriptions

Pin number		name	type	description							
TSSOP20	QFN20		JPC								
		P1.2	I/O	Standard IO port							
		SS	I/O	Slave selection of SPI							
1	19	T2	Ι	Timer2 external input							
		PWM2P	I/O	Capture of external signal/Positive of PWMB							
				pulse output							
		P1.3	I/O	Standard IO port							
2	10	MOSI	1/0	Master Output/Slave Input of SPI							
	18	T2CLKO	0	Clock out of timer 2							
		PWM2N	I/O	Capture of external signal/Negative of PWMB pulse output							
		P1.4	I/O	Standard IO port							
		MISO	I/O	Master Iutput/Slave Onput of SPI							
3	17	SDA	I/O	Serial data line of I2C							
			T/O	Capture of external signal/ Positive of PWM3							
		PWM3P	I/O	pulse output							
		P1.5	I/O	Standard IO port							
		SCLK	SCLK I/O Serial Clock of SPI								
4	1	SCL	I/O	Serial Clock line of I2C							
		DWM2N	I/O	Capture of external signal/ Negative of PWM3							
		F W WIJIN	1/0	pulse output							
		P1.6	I/O	Standard IO port							
		RxD_3	Ι	Serial input of UART1							
5	2	DWMAD	1/0	Capture of external signal/ Positive of PWM4							
	2	1 99 19141	I/O	pulse output							
		MCLKO_2	0	Master clock output							
		XTALO	0	Connect to external oscillator							
		P1.7	I/O	Standard IO port							
		TxD_3 PWM4N	0	Serial Transmit pin of UART 1							
			I/O	Capture of external signal/ Negative of PWM4							
6	3		цõ	pulse output							
		PWM5 2	I/O	Capture of external signal/ Positive of PWM5							
			T	pulse output							
		X IALI	I L/O	Connect to external oscillator							
		P5.4	1/U	Standard IO port							
7	4	NKSI	1	Reset pin							
/	4	MCLKU	0	Main clock output							
		PWM6_2	I/O	Capture of external signal/ Positive of PWMo							
		Vec	Vcc	Power Supply							
8	5	AVcc	Vcc	Power Supply for ADC							
9	6	VRFF+	I	Reference voltage pin of ADC							
,	5	Gnd	Gnd	Ground							
10	7	AGnd	Gnd	ADC Ground							
		P3.0	I/O	Standard IO port							
	~	ADC8	I	ADC analog input 8							
11	8	RxD	I	Serial input of UART1							
		INT4	Ι	External interrupt 4							
		P3.1	I/O	Standard IO port							
12	9	ADC9	Ι	ADC analog input 9							
		TxD	0	Serial Transmit pin of UART 1							

Pin number		name	type							
TSSOP20	QFN20	Deal	type							
		P3.2	I/O	Standard IO port						
		ADC10	Ι	ADC analog input 10						
		INT0	Ι	External interrupt 0						
13	10	SCLK_4	I/O	Serial Clock of SPI						
		SCL_4	I/O	Serial Clock line of I2C						
		PWMETI	Ι	PWM External trigger input pin						
		PWMETI2	Ι	PWM External trigger input pin 2						
		P3.3	I/O	Standard IO port						
		ADC11	Ι	ADC analog input 11						
		INT1	Ι	External interrupt 1						
		MISO 4	I/O	Master Iutput/Slave Onput of SPI						
14	11	SDA 4	I/O	Serial data line of I2C						
				Capture of external signal/ Negative of PWM4						
		PWM4N_4	I/O	pulse output						
				Capture of external signal/ Positive of PWM7						
		PWM7_2	I/O	nulse output						
		P3 /	I/O	Standard IO port						
		ADC12	IU	ADC analog input 12						
		T0	I	Timer() external input						
			1	Clock out of timer 1						
		MOSL 4	U 1/0	Moster Output/Claus Input of CDI						
15	12	MOSI_4	1/0	Master Output/Stave input of SP1						
		PWM4P_4	I/O	Capture of external signal/ Positive of PWM4						
		PWM8_2	I/O	Capture of external signal/ Positive of PWM8						
				pulse output						
		CMPO	0	Comparator output						
		P3.5	1/0	Standard IO port						
		ADC13	I	ADC analog input 13						
		T1	<u> </u>	Timer1 external input						
16	13	TOCLKO	0	Clock out of timer 0						
		SS_4	I/O	Slave selection of SPI						
		PWMFLT	I	PWMA external anomaly detection pin						
		PWMFLT2	Ι	PWMB external anomaly detection pin						
		P3.6	I/O	Standard IO port						
		ADC14	Ι	ADC analog input 14						
17	14	INT2	Ι	External interrupt 2						
		RxD_2	Ι	Serial input of UART1						
		CMP-	Ι	Comparator negative input						
		P3.7	I/O	Standard IO port						
10	15	INT3	Ι	External interrupt 3						
18	15	TxD_2	0	Serial Transmit pin of UART 1						
		CMP+	Ι	Comparator positive input						
		P1.0	I/O	Standard IO port						
		ADC0	I	ADC analog input 0						
19	16	RxD2	Ī	Serial input of UART2						
	- 0		-	Capture of external signal/ Positive of PWMA						
		PWM1P	I/O	nulse output						
		P1 1	I/O	Standard IO port						
			I	ADC analog input 1						
20	20		1	Soriel Transmit nin of UADT 2						
20	20	TXD2	0	Conturn of ovtornol signal/ Nasating of DWD (A						
		PWM1N	I/O	Capture of external signal/ Negative of PWMA						
				pulse output						

\_

# **3** Package Dimensions

### 3.1 TSSOP20 Package mechanical data







The back metal sheet (substrate) of STC's existing DFN8 packaged chip is not grounded inside the chip. It can be grounded or ungrounded on the user's PCB board, which will not affect the performance of the chip.

### 3.3 Naming rules of STC8 family

