











CSD16401Q5

SLPS200C -AUGUST 2009-REVISED JANUARY 2018

# CSD16401Q5 25-V N-Channel NexFET™ Power MOSFET

#### 1 Features

- Ultra-Low Q<sub>g</sub> and Q<sub>gd</sub>
- Low Thermal Resistance
- Avalanche Rated
- SON 5-mm × 6-mm Plastic Package


## 2 Applications

- Point-of-Load Synchronous Buck Converter for Applications in Networking, Telecom and Computing Systems
- · Optimized for Synchronous FET Applications

## 3 Description

This 25-V, 1.3-m $\Omega$ , 5-mm × 6-mm SON NexFET<sup>TM</sup> power MOSFET has been designed to minimize losses in power conversion applications.





## **Product Summary**

$T_A = 25^\circ$	С	VAL	UNIT			
$V_{DS}$	Drain-to-Source Voltage 25					
$Q_g$	Gate Charge, Total (4.5 V) 21					
$Q_{gd}$	Gate Charge, Gate-to-Drain	5.2	nC			
D	Drain-to-Source	V <sub>GS</sub> = 4.5 V	1.8	mΩ		
R <sub>DS(on)</sub>	On-Resistance	V <sub>GS</sub> = 10 V 1.3		11122		
$V_{GS(th)}$	Threshold Voltage	1.5	V			

#### Device Information<sup>(1)</sup>


DEVICE	MEDIA	QTY	PACKAGE	SHIP
CSD16401Q5	13-Inch Reel	2500	SON 5.00-mm × 6.00-mm Plastic Package	Tape and Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.


### **Absolute Maximum Ratings**

T <sub>A</sub> = 2	5°C	VALUE	UNIT
$V_{DS}$	Drain-to-Source Voltage	25	٧
$V_{\text{GS}}$	Gate-to-Source Voltage	-12 to 16	V
	Continuous Drain Current (Package Limited)	100	
I <sub>D</sub>	Continuous Drain Current (Silicon Limited), $T_C = 25^{\circ}C$	261	Α
	Continuous Drain Current <sup>(1)</sup>	38	
$I_{DM}$	Pulsed Drain Current, T <sub>A</sub> = 25°C <sup>(2)</sup>	240	Α
п	Power Dissipation <sup>(1)</sup>	3.1	W
$P_D$	Power Dissipation, T <sub>C</sub> = 25°C	156	VV
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction, Storage Temperature	-55 to 150	ů
E <sub>AS</sub>	Avalanche Energy, Single Pulse $I_D$ = 100 A, L = 0.1 mH, $R_G$ = 25 $\Omega$	500	mJ

- (1)  $R_{\theta JA} = 40^{\circ}\text{C/W}$  on 1-in<sup>2</sup> (6.45-cm<sup>2</sup>) Cu 2-oz (0.071-mm) thick on 0.06-in (1.52-mm) thick FR4 PCB.
- (2) Max  $R_{\theta JC} = 0.8^{\circ}$ C/W, pulse duration  $\leq$  100  $\mu$ s, duty cycle  $\leq$  1%.



### **Gate Charge**





## **Table of Contents**

2 A 3 D 4 R 5 S 5	eatures         1           pplications         1           escription         1           evision History         2           pecifications         3           .1 Electrical Characteristics         3           .2 Thermal Information         3           .3 Typical MOSFET Characteristics         4           evice and Documentation Support         7	7	6.2 6.3 6.4 6.5 <b>Mec</b> Info 7.1 7.2	Receiving Notification of Documentation Updates. Community Resources Trademarks Electrostatic Discharge Caution Glossary Chanical, Packaging, and Orderable ormation Q5 Package Dimensions Recommended PCB Pattern Q5 Tape and Reel Information	
-------------------------------	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	---	--------------------------------------------------------------	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	--

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (August 2015) to Revision C	Page
Added V <sub>DS</sub> = 5 V to Figure 3	4
Added Receiving Notification of Documentation Updates section	
Changes from Revision A (September 2010) to Revision B	Page
Added part number to title	
Enhanced Description	1
Added Device and Documentation Support section and Mechanical, Packaging, and Or	rderable Information section 1
Updated pulsed current	1
• Updated Figure 1 to a normalized R <sub>0JC</sub> curve	4
Updated the SOA in Figure 10	5
Changes from Original (August 2009) to Revision A	Page
Deleted environmental bullets from Features list	1
Deleted Package Marking Information section at the end of the data sheet	10



# 5 Specifications

### 5.1 Electrical Characteristics

 $T_{\Lambda} = 25^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV <sub>DSS</sub>	Drain-to-source voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	25			V
I <sub>DSS</sub>	Drain-to-source leakage current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 20 V			1	μΑ
I <sub>GSS</sub>	Gate-to-source leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = -12 \text{ V to } 16 \text{ V}$			100	nA
$V_{GS(th)}$	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.2	1.5	1.9	V
2	Drain to course on registeres	$V_{GS} = 4.5 \text{ V}, I_D = 40 \text{ A}$		1.8	2.3	<b>~</b> 0
R <sub>DS(on)</sub>	Drain-to-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 40 A		1.3	1.6	mΩ
9 <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 40 A		168		S
DYNAMI	IC CHARACTERISTICS					
C <sub>ISS</sub>	Input capacitance			3150	4100	pF
Coss	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 12.5 \text{ V}, f = 1 \text{ MHz}$		2530	3300	pF
C <sub>RSS</sub>	Reverse transfer capacitance			175	230	pF
R <sub>g</sub>	Series gate resistance			1.2	2.4	Ω
$Q_g$	Gate charge total (4.5 V)			21	29	nC
$Q_{gd}$	Gate charge, gate-to-drain	V 40.5 V ID 40.4		5.2		nC
Q <sub>gs</sub>	Gate charge, gate-to-source	V <sub>DS</sub> = 12.5 V, ID = 40 A		8.3		nC
Qg(th)	Gate charge at Vth			4.8		nC
Q <sub>OSS</sub>	Output charge	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V		55		nC
t <sub>d(on)</sub>	Turnon delay time			16.6		ns
t <sub>r</sub>	Rise time	V <sub>DS</sub> = 12.5 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 40 A		30		ns
t <sub>d(off)</sub>	Turnoff delay time	$R_G = 2 \Omega$		20		ns
t <sub>f</sub>	Fall time			12.7		ns
DIODE C	CHARACTERISTICS					
$V_{SD}$	Diode forward voltage	I <sub>S</sub> = 40 A, V <sub>GS</sub> = 0 V		0.85	1	V
Q <sub>rr</sub>	Reverse recovery charge	$V_{DD} = 15 \text{ V}, I_F = 40 \text{ A}, di/dt = 300 \text{ A/}\mu\text{s}$		72		nC
t <sub>rr</sub>	Reverse recovery time	$V_{DD} = 15 \text{ V}, I_F = 40 \text{ A}, \text{ di/dt} = 300 \text{ A/}\mu\text{s}$		45		ns


### 5.2 Thermal Information

 $T_A = 25$ °C (unless otherwise noted)


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal resistance, junction-to-case <sup>(1)</sup>			0.8	°C/W
$R_{\theta JA}$	Thermal resistance, junction-to-ambient (1)(2)			50	°C/W

 <sup>(1)</sup> R<sub>θ,JC</sub> is determined with the device mounted on a 1-in (2.54-cm) square, 2-oz(0.071-mm) thick Cu pad on a 1.5-in x 1.5-in (3.81-cm x 3.81-cm), 0.06-in (1.52-mm) thick FR4 board. R<sub>θ,JC</sub> is specified by design, whereas R<sub>θ,JA</sub> is determined by the user's board design.
 (2) Device mounted on FR4 material with 1 in<sup>2</sup> (6.45 cm<sup>2</sup>) of 2-oz (0.071-mm) thick Cu.






Max  $R_{\theta JA} = 50^{\circ}\text{C/W}$  when mounted on 1 in<sup>2</sup> (6.45 cm<sup>2</sup>) of 2-oz (0.071-mm) thick Cu.



Max  $R_{\theta JA} = 125^{\circ} C/W$  when mounted on minimum pad area of 2-oz (0.071-mm) thick Cu.

## 5.3 Typical MOSFET Characteristics

 $T_A = 25$ °C (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2009–2018, Texas Instruments Incorporated



### **Typical MOSFET Characteristics (continued)**

 $T_A = 25$ °C (unless otherwise noted)



Copyright © 2009–2018, Texas Instruments Incorporated

Figure 6. Threshold Voltage vs Temperature


Submit Documentation Feedback

Figure 7. On-Resistance vs Gate Voltage



### **Typical MOSFET Characteristics (continued)**

 $T_A = 25$ °C (unless otherwise noted)







Figure 8. On-Resistance vs Temperature








Figure 10. Maximum Safe Operating Area

Figure 11. Single-Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

Submit Documentation Feedback

Copyright © 2009-2018, Texas Instruments Incorporated



## 6 Device and Documentation Support

### 6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 6.5 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.





## 7 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 7.1 Q5 Package Dimensions










M0140-01

DIM	MILL	IMETERS			INCHES	
DIIVI	MIN	TYP	MAX	MIN	TYP	MAX
Α	0.950		1.050	0.037		0.039
b	0.360		0.460	0.014		0.018
С	0.150		0.250	0.006		0.010
c1	0.150		0.250	0.006		0.010
D1	4.900		5.100	0.193		0.201
D2	4.320		4.520	0.170		0.178
E	4.900		5.100	0.193		0.201
E1	5.900		6.100	0.232		0.240
E2	3.920		4.12	0.154		0.162
е		1.27			0.050	
K	0.760			0.030		
L	0.510		0.710	0.020	·	0.028
θ	0.00					



### 7.2 Recommended PCB Pattern




DIM	MILLIMETERS		INCHES
DIM	MIN	MAX	MIN MAX
F1	6.205	6.305	0.244 0.248
F2	4.460	4.560	0.176 0.180
F3	4.460	4.560	0.176 0.180
F4	0.650	0.700	0.026 0.028
F5	0.620	0.670	0.024 0.026
F6	0.630	0.680	0.025 0.027
F7	0.700	0.800	0.028 0.031
F8	0.650	0.700	0.026 0.028
F9	0.620	0.670	0.024 0.026
F10	4.900	5.000	0.193 0.197
F11	4.460	4.560	0.176 0.180

For recommended circuit layout for PCB designs, see *Reducing Ringing Through PCB Layout Techniques* (SLPA005).

Copyright © 2009–2018, Texas Instruments Incorporated



### 7.3 Q5 Tape and Reel Information



#### Notes:

- 1. 10-sprocket hole pitch cumulative tolerance ±0.2.
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm.
- 3. Material: black, static-dissipative polystyrene.
- 4. All dimensions are in mm (unless otherwise specified).
- 5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket.
- 6. MSL1 260°C (IR and convection) PbF reflow compatible.

Submit Documentation Feedback

Copyright © 2009–2018, Texas Instruments Incorporated



### PACKAGE OPTION ADDENDUM

16-Jan-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD16401Q5	ACTIVE	VSON-CLIP	DQH	8	2500	Pb-Free (RoHS Exempt)	CU SN	Level-1-260C-UNLIM	-55 to 150	CSD16401	Samples
CSD16401Q5T	ACTIVE	VSON-CLIP	DQH	8	250	Pb-Free (RoHS Exempt)	CU SN	Level-1-260C-UNLIM	-55 to 150	CSD16401	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





16-Jan-2018

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.