

FEATURES

SN54LVT16244B, SN74LVT16244B 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS716E-MARCH 2000-REVISED DECEMBER 2006

	SN54LVT16244BWD PACKAGE
Member of the Texas Instruments Wide Family	
 State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Ope and Low Static-Power Dissipation 	1Y1 L 2 47 L 1A1
 Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC}) 	1Y2 [] 3 46 [] 1A2 GND [] 4 45] GND 1Y3 [] 5 44 [] 1A3 1Y4 [] 6 43 [] 1A4
Support Unregulated Battery Operation to 2.7 V	Down $V_{CC} \begin{bmatrix} 7 & 42 \\ 2Y1 \end{bmatrix} V_{CC}$
 Typical V_{OLP} (Output Ground Bounce) < at V_{CC} = 3.3 V, T_A = 25°C 	D.8 V 2Y2 🗍 9 40 🗍 2A2 GND 🕻 10 39 🗍 GND
 I_{off} and Power-Up 3-State Support Hot Insertion 	2Y3 [] 11 38 [] 2A3 2Y4 [] 12 37 [] 2A4
 Latch-Up Performance Exceeds 100 mA JESD 78, Class II 	3Y2 🛛 14 35 🗋 3A2
 ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 	GND [] 15 34 [] GND 3Y3 [] 16 33 [] 3A3 3Y4 [] 17 32 [] 3A4
200-V Machine Model (A115-A)1000-V Charged-Device Model (C101	V _{CC} [] 18 31 [] V _{CC}
	4Y2 [] 20 29 [] 4A2 GND [] 21 28] GND
	4Y3 [] 22 27 [] 4A3 4Y4 [] 23 26 [] 4A4 4OE [] 24 25 [] 3OE

DESCRIPTION/ORDERING INFORMATION

ORDERING INFORMATION

T _A	PACKAG	GE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	FBGA – GRD	Reel of 1000	SN74LVT16244BGRDR	VD244B
	FBGA – ZRD (Pb-free)	Reel of 1000	SN74LVT16244BZRDR	VD244D
		Tube of 25	SN74LVT16244BDL	
	SSOP – DL		SN74LVT16244BDLG4	LVT16244B
	550P - DL	Reel of 1000	SN74LVT16244BDLR	LV110244D
4000 to 0500		Reel OF 1000	74LVT16244BDLRG4	
–40°C to 85°C	T0000 000	Deal of 2000	SN74LVT16244BDGGR	
	TSSOP – DGG	Reel of 2000	74LVT16244BDGGRG4	– LVT16244B
	TVSOP – DGV	Reel of 2000	SN74LVT16244BDGVR	VD244D
	TVSOP – DGV	Reel 01 2000	74LVT16244BDGVRE4	- VD244B
	VFBGA – GQL	Deal of 1000	SN74LVT16244BGQLR	V/D044D
	VFBGA – ZQL (Pb-free)	Reel of 1000	SN74LVT16244BZQLR	VD244B
–55°C to 125°C	CFP – WD	Tube	SNJ54LVT16244BWD	SNJ54LVT16244BWD

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.



SCBS716E-MARCH 2000-REVISED DECEMBER 2006

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The 'LVT16244B devices are 16-bit buffers and line drivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

GQL OR ZQL PACKAGE (TOP VIEW)

	1 2 3 4 5 6
A	000000
в	0000000
с	0000000
D	0000000
E	() () () () () () () () () () () () () (
F	() () () () () () () () () () () () () (
G	0000000
н	0000000
J	0000000
к	000000

TERMINAL ASSIGNMENTS⁽¹⁾ (56-Ball GQL/ZQL Package)


	1	2	3	4	5	6
Α	1 0E	NC	NC	NC	NC	2 0E
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	V _{CC}	V _{CC}	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
Е	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
н	4Y1	4Y2	V _{CC}	V _{CC}	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
к	4 0E	NC	NC	NC	NC	3 <mark>0E</mark>

(1) NC – No internal connection

TERMINAL ASSIGNMENTS⁽¹⁾ (54-Ball GRD/ZRD Package)

	1	2	3	4	5	6
Α	1Y1	NC	1 0E	2 0E	NC	1A1
В	1Y3	1Y2	NC	NC NC		1A3
С	2Y1	1Y4	V _{CC}	V _{CC} V _{CC}		2A1
D	2Y3	2Y2	GND	GND	2A2	2A3
Е	3Y1	2Y4	GND	GND	2A4	3A1
F	3Y3	3Y2	GND	GND	3A2	3A3
G	4Y1	3Y4	V _{CC}	V _{CC}	3A4	4A1
н	4Y3	4Y2	NC	NC	4A2	4A3
J	4Y4	NC	4 0E	3 0E	NC	4A4


(1) NC – No internal connection



FUNCTION TABLE (EACH 4-BIT BUFFER)

INPU	INPUTS					
ŌĒ	Α	Y				
L	Н	Н				
L	L	L				
Н	Х	Z				

LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the DGG, DGV, DL, and WD packages.

SCBS716E-MARCH 2000-REVISED DECEMBER 2006

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in the high-impedance	e or power-off state ⁽²⁾	-0.5	7	V
Vo	Voltage range applied to any output in the high state ⁽²⁾		-0.5	V _{CC} + 0.5	V
	Conservation to a start in the law state	SN54LVT16244B		96	
I _O	Current into any output in the low state	SN74LVT16244B		mA	
	$\mathbf{O}_{\mathbf{A}}$	SN54LVT16244B		48	
I _O	Current into any output in the high state ⁽³⁾	SN74LVT16244B		64	mA
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V ₀ < 0		-50	mA
		DGG package		70	
		DGV package		58	
θ_{JA}	Package thermal impedance ⁽⁴⁾	DL package		63	°C/W
		GQL/ZQL package		42	
		GRD/ZRD package			
T _{stg}	Storage temperature range		-65	150	°C

TEXAS

STRUMENTS www.ti.com

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed. (3) This current flows only when the output is in the high state and $V_O > V_{CC}$. (4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

			SN54LVT162	244B ⁽²⁾	SN74LVT	UNIT	
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V	
V _{IL}	Low-level input voltage		0.8		0.8	V	
VI	Input voltage			5.5		5.5	V
I _{OH}	High-level output current			-24		-32	mA
I _{OL}	Low-level output current			48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

(2) Product preview



SCBS716E-MARCH 2000-REVISED DECEMBER 2006

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		тгот		SN54L	_VT16244B ⁽¹)	SN74L	VT16244	В		
PA	ARAMETER	IESI	CONDITIONS	MIN	TYP ⁽²⁾	MAX	MIN	TYP ⁽²⁾	MAX	UNIT	
V _{IK}		V _{CC} = 2.7 V,	I _I = -18 mA			-1.2			-1.2	V	
		V _{CC} = 2.7 to 3.6 V,	I _{OH} = −100 μA	$V_{CC} - 0.2$			$V_{CC} - 0.2$				
\ <i>\</i>		V _{CC} = 2.7 V,	I _{OH} = -8 mA	2.4			2.4			V	
V _{OH}		V 2.V	I _{OH} = -24 mA	2						V	
		$V_{CC} = 3 V$	I _{OH} = -32 mA				2				
		V 07V	I _{OL} = 100 μA			0.2			0.2		
		$V_{CC} = 2.7 V$	I _{OL} = 24 mA			0.5			0.5		
V			I _{OL} = 16 mA			0.4			0.4	V	
V _{OL}	V 2.V	I _{OL} = 32 mA			0.5			0.5	v		
		$V_{CC} = 3 V$	I _{OL} = 48 mA			0.55					
			I _{OL} = 64 mA			0.					
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V			50			10		
I _I	Control inputs $V_{CC} = 3.6 V$,	$V_{CC} = 3.6 \text{ V},$ $V_{I} = V_{CC} \text{ or GND}$				±1			±1	μA	
1	D		$V_{I} = V_{CC}$			1		1			
	Data inputs	V _{CC} = 3.6 V	$V_{I} = 0$			-5			-5		
I _{off}		$V_{CC} = 0,$	V_{I} or V_{O} = 0 to 4.5 V						±100	μA	
I _{OZH}		V _{CC} = 3.6 V,	V _O = 3 V			5			5	μA	
I _{OZL}		V _{CC} = 3.6 V,	V _O = 0.5 V			-5			-5	μA	
I _{OZP}		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O $\overline{OE} = $ don't care	= 0.5 V to 3 V,		±	:100 ⁽³⁾			±100	μΑ	
I _{OZP}	D	$\frac{V_{CC}}{OE} = 1.5 \text{ V to } 0, \text{ V}_{O}$	= 0.5 V to 3 V,		±	100 ⁽³⁾			±100	μΑ	
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19		
I _{CC}		$I_{0} = 0,$	Outputs low	5			5			mA	
		$V_{I} = V_{CC}$ or GND	Outputs disabled	0.19		0.19	0.19				
		$V_{CC} = 3 V \text{ to } 3.6 V, 0$ Other inputs at V_{CC}	Dne input at V _{CC} – 0.6 V, or GND			0.2			0.2	mA	
Ci		V _I = 3 V or 0			4			4		pF	
Co		$V_0 = 3 V \text{ or } 0$			9			9		pF	

(1) Product preview

(1) Froduct preview
 (2) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.
 (3) On products compliant to MIL-PRF-38535, this parameter is not production tested.
 (4) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SCBS716E-MARCH 2000-REVISED DECEMBER 2006



Switching Characteristics


over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			SN	54LVT1	6244B ⁽¹⁾)	SN74LVT16244B					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3 ± 0.3	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		_{CC} = 3.3 ± 0.3 V	v	V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP ⁽²⁾	MAX	MIN	MAX	
t _{PLH}	А	Y	1.1	4.4		4.6	1.2	2.3	3.2		3.7	2
t _{PHL}	A	T	1.1	3.6		3.9	1.2	2	3.2		3.7	ns
t _{PZH}	OE	Y	1.1	4.6		5.4	1.2	2.6	4		5	ns
t _{PZL}	OL	I	1.1	5.4		6.2	1.2	2.7	4		5	115
t _{PHZ}	OE	Y	1.6	5.7		6.2	2.2	3.3	4.5		5	2
t _{PLZ}	ÜE	T	1.2	5		4.7	2	3.1	4.2		4.4	ns
t _{sk(LH)}									0.5			ns
t _{sk(HL)}									0.5			115

(1) Product preview (2) All typical values are at V_{CC} = 3.3 V, T_A = 25^{\circ}C.

SCBS716E-MARCH 2000-REVISED DECEMBER 2006





NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74LVT16244BDGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT16244B	Samples
SN74LVT16244BDGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT16244B	Samples
SN74LVT16244BDGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VD244B	Samples
SN74LVT16244BDL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT16244B	Samples
SN74LVT16244BDLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT16244B	Samples
SN74LVT16244BDLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT16244B	Samples
SN74LVT16244BZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	VD244B	Samples
SN74LVT16244BZRDR	ACTIVE	BGA MICROSTAR JUNIOR	ZRD	54	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	VD244B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

17-Mar-2017

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVT16244BDGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVT16244BDGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74LVT16244BDLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74LVT16244BZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1
SN74LVT16244BZRDR	BGA MI CROSTA R JUNI OR	ZRD	54	1000	330.0	16.4	5.8	8.3	1.55	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

11-Mar-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVT16244BDGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVT16244BDGVR	TVSOP	DGV	48	2000	367.0	367.0	38.0
SN74LVT16244BDLR	SSOP	DL	48	1000	367.0	367.0	55.0
SN74LVT16244BZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	336.6	336.6	28.6
SN74LVT16244BZRDR	BGA MICROSTAR JUNIOR	ZRD	54	1000	336.6	336.6	28.6

ZRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Falls within JEDEC MO-205 variation DD.

D. This package is lead-free. Refer to the 54 GRD package (drawing 4204759) for tin-lead (SnPb).



DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153




ZQL0056A



PACKAGE OUTLINE

JRBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. No metal in this area, indicates orientation.




ZQL0056A

EXAMPLE BOARD LAYOUT

JRBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).




ZQL0056A

EXAMPLE STENCIL DESIGN

JRBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated