

Dual 1:2 Low Additive Jitter LVDS Buffer

Check for Samples: CDCLVD2102

FEATURES

- Dual 1:2 Differential Buffer
- Low Additive Jitter <300 fs RMS in 10-kHz to 20-MHz
- Low Within Bank Output Skew of 15 ps (Max)
- Universal Inputs Accept LVDS, LVPECL, LVCMOS
- One Input Dedicated for Two Outputs
- Total of 4 LVDS Outputs, ANSI EIA/TIA-644A Standard Compatible
- Clock Frequency up to 800 MHz
- 2.375–2.625V Device Power Supply
- LVDS Reference Voltage, V_{AC_REF}, Available for Capacitive Coupled Inputs
- Industrial Temperature Range –40°C to 85°C
- Packaged in 3mm × 3mm 16-Pin QFN (RGT)
- ESD Protection Exceeds 3 kV HBM, 1 kV CDM

APPLICATIONS

- Telecommunications/Networking
- Medical Imaging
- Test and Measurement Equipment
- Wireless Communications
- General Purpose Clocking

DESCRIPTION

The CDCLVD2102 clock buffer distributes two clock inputs (IN0, IN1) to a total of 4 pairs of differential LVDS clock outputs (OUT0, OUT3). Each buffer block consists of one input and 2 LVDS outputs. The inputs can either be LVDS, LVPECL, or LVCMOS.

The CDCLVD2102 is specifically designed for driving $50-\Omega$ transmission lines. If driving the inputs in single ended mode, the appropriate bias voltage (V_{AC_REF}) should be applied to the unused negative input pin.

Using the control pin (EN), outputs can be either disabled or enabled. If the EN pin is left open two buffers with all outputs are enabled, if switched to a logical "0" both buffers with all outputs are disabled (static logical "0"), if switched to a logical "1", one buffer with two outputs is disabled and another buffer with two outputs is enabled. The part supports a fail safe function. It incorporates an input hysteresis, which prevents random oscillation of the outputs in absence of an input signal.

The device operates in 2.5V supply environment and is characterized from -40°C to 85°C (ambient temperature). The CDCLVD2102 is packaged in small 16-pin, 3-mm × 3-mm QFN package.




Figure 1. Application Example



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.





Figure 2. CDCLVD2102 Block Diagram





PIN FUNCTIONS

PIN		TYPE	DESCRIPTION					
NAME	NO.							
VCC	5	Power	2.5V supplies for the device					
GND	1	Ground	Device ground					
INP0, INN0	6, 7	Input	Differential input pair or single ended	input				
INP1, INN1	3, 4	Input	Differential redundant input pair or sin	dant input pair or single ended input				
V _{AC_REF}	8	Output	Bias voltage output for capacitive cou use a 0.1µF to GND on this pin	pacitive coupled inputs. If used, it is recommended to nis pin				
OUTP0, OUTN0	9, 10	Output	Differential LVDS output pair no. 0	INIDO/ININIO in the circust				
OUTP1, OUTN1	11, 12	Output	Differential LVDS output pair no. 1	INP0/INN0 is the input				
OUTP2, OUTN2	13, 14	Output	Differential LVDS output pair no. 2	INIDA/ININIA io the input				
OUTP3, OUTN3	15, 16	Output	Differential LVDS output pair no. 3	INP1/INN1 is the input				
EN	2	Input with internal 200kΩ pull-up and pull-down	Control pin – enables or disables the	oles the outputs, (See Table 1)				
Thermal Pad			See thermal management recommendations					

Table 1. Output Control Table

EN	CLOCK OUTPUTS						
0	All outputs disabled (static "0")						
OPEN	All outputs enabled						
1	OUT0, OUT1 enabled and OUT2, OUT3 disabled (static "0")						

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

	VALUE / UNIT
Supply voltage range, V _{CC}	-0.3 to 2.8 V
Input voltage, V _I	-0.2 to (V _{CC} + 0.2) V
Output voltage range, V _O	-0.2 to (V _{CC} + 0.2) V
Driver short circuit current, I _{OSD}	See Note (2)
Electrostatic discharge (HBM, 1.5 kΩ, 100 pF)	>3000 V

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

	MIN	TYP	MAX	UNITS
Device supply voltage, V _{CC}	2.375	2.5	2.625	V
Ambient temperature, T _A	-40		85	оС

Copyright © 2010, Texas Instruments Incorporated

⁽²⁾ The outputs can handle permanent short.



THERMAL INFORMATION

		CDCLVD2102	
	THERMAL METRIC ⁽¹⁾	RGT	UNITS
		16 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	51.3	
θ _{JC(top)}	Junction-to-case(top) thermal resistance	85.4	
θ_{JB}	Junction-to-board thermal resistance	20.1	0000
ΨJΤ	Junction-to-top characterization parameter	1.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	19.4	
θ _{JC(bottom)}	Junction-to-case(bottom) thermal resistance	6	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

ELECTRICAL CHARACTERISTICS:

At V_{CC} = 2.375 V to 2.625 V and T_A = -40°C to 85°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EN PIN INP	PUT CHARACTERISTICS				,	
Vd _{I3}	3-State	Open		0.5×V _{CC}		V
Vd _{IH}	Input high voltage		0.7×V _{CC}			V
Vd _{IL}	Input low voltage				0.2×V _{CC}	V
Id _{IH}	Input high current	V _{CC} = 2.625 V, V _{IH} = 2.625 V			30	μΑ
ld _{IL}	Input low current	V _{CC} = 2.625 V, V _{IL} = 0 V			-30	μΑ
R _{pull(EN)}	Input pull-up/ pull-down resistor			200		kΩ
	OS (see Figure 7) INPUT CHARACTER	ISTICS				
f _{IN}	Input frequency				200	MHz
V_{th}	Input threshold voltage	External threshold voltage applied to complementary input	1.1		1.5	V
V _{IH}	Input high voltage		V _{th} + 0.1		V _{CC}	V
V _{IL}	Input low voltage		0		V _{th} - 0.1	V
I _{IH}	Input high current	V _{CC} = 2.625 V, V _{IH} = 2.625 V			10	μΑ
I _{IL}	Input low current	V _{CC} = 2.625 V, V _{IL} = 0 V			-10	μΑ
ΔV/ΔΤ	Input edge rate	20% – 80%	1.5			V/ns
C _{IN}	Input capacitance			2.5		pF
DIFFEREN	TIAL INPUT CHARACTERISTICS					
f _{IN}	Input frequency	Clock input			800	MHz
V _{IN, DIFF}	Differential input voltage peak-to-peak	V _{ICM} = 1.25 V	0.3		1.6	V _{P-P}
V _{ICM}	Input common-mode voltage range	V _{IN, DIFF, PP} > 0.4V	1	\	/ _{CC} – 0.3	V
I _{IH}	Input high current	V _{CC} = 2.625 V, V _{IH} = 2.625 V			10	μΑ
I _{IL}	Input low current	V _{CC} = 2.625 V, V _{IL} = 0 V			-10	μΑ
ΔV/ΔΤ	Input edge rate	20% to 80%	0.75			V/ns
C _{IN}	Input capacitance			2.5		pF

Submit Documentation Feedback



ELECTRICAL CHARACTERISTICS: (continued)

At V_{CC} = 2.375 V to 2.625 V and T_A = -40°C to 85°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LVDS OUTF	PUT CHARACTERISTICS					
V _{OD}	Differential output voltage magnitude		250		450	mV
ΔV_{OD}	Change in differential output voltage magnitude	output voltage $V_{IN, DIFF, PP} = 0.3 \text{ V,R}_L = 100 \Omega$			15	mV
V _{OC(SS)}	Steady-state common mode output voltage		1.1		1.375	V
$\Delta V_{OC(SS)}$	Steady-state common mode output voltage	$V_{IN, DIFF, PP} = 0.6 \text{ V}, R_L = 100 \Omega$	-15		15	mV
V_{ring}	Output overshoot and undershoot	Percentage of output amplitude V _{OD}			10%	
Vos	Output ac common mode	$V_{IN, DIFF, PP} = 0.6 \text{ V}, R_L = 100 \Omega$		25	70	mV_PP
Ios	Short-circuit output current	$V_{OD} = 0 V$			±24	mA
t _{PD}	Propagation delay	$V_{IN, DIFF, PP} = 0.3 V$		1.5	2.5	ns
t _{SK, PP}	Part-to-part skew				600	ps
t _{SK, O_WB}	Within bank output skew				15	ps
t _{SK,O_BB}	Bank-to-bank output skew	Both inputs are phase aligned			100	ps
t _{SK,P}	Pulse skew(with 50% duty cycle input)	Crossing-point-to-crossing-point distortion	-50		50	ps
t _{RJIT}	Random additive jitter (with 50% duty cycle input)	Edge speed = 0.75V/ns, 10 kHz - 20 MHz			0.3	ps, RMS
t _R /t _F	Output rise/fall time	20% to 80%,100 Ω, 5 pF	50		300	ps
I _{CCSTAT}	Static supply current	Outputs unterminated, f = 0 Hz		27	45	mA
I _{CC100}	Supply current	All outputs enabled, $R_L = 100 \Omega$, $f = 100 \text{ MHz}$		49	77	mA
I _{CC800}	Supply current	All outputs enabled, $R_L = 100 \Omega$, $f = 800 \text{ MHz}$		76	106	mA
V _{AC_REF} CH	ARACTERISTICS					
V _{AC_REF}	Reference output voltage	$V_{CC} = 2.5 \text{ V}, I_{load} = 100 \mu A$	1.1	1.25	1.35	V



Typical Additive Phase Noise Characteristics for 100 MHz Clock

	PARAMETER	MIN	TYP	MAX	UNIT
phn ₁₀₀	Phase noise at 100 Hz offset		-132.9		dBc/Hz
phn _{1k}	Phase noise at 1 kHz offset		-138.8		dBc/Hz
phn _{10k}	Phase noise at 10 kHz offset		-147.4		dBc/Hz
phn _{100k}	Phase noise at 100 kHz offset		-153.6		dBc/Hz
phn _{1M}	Phase noise at 1 MHz offset		-155.2		dBc/Hz
phn _{10M}	Phase noise at 10 MHz offset		-156.2		dBc/Hz
phn _{20M}	Phase noise at 20 MHz offset		-156.6		dBc/Hz
t _{RJIT}	Random additive jitter from 10 kHz to 20 MHz		171		fs, RMS

Typical Additive Phase Noise Characteristics for 737.27 MHz Clock

	PARAMETER	MIN	TYP	MAX	UNIT
phn ₁₀₀	Phase noise at 100 Hz offset		-80.2		dBc/Hz
phn _{1k}	Phase noise at 1 kHz offset		-114.3		dBc/Hz
phn _{10k}	Phase noise at 10 kHz offset		-138		dBc/Hz
phn _{100k}	Phase noise at 100 kHz offset		-143.9		dBc/Hz
phn _{1M}	Phase noise at 1 MHz offset		-145.2		dBc/Hz
phn _{10M}	Phase noise at 10 MHz offset		-146.5		dBc/Hz
phn _{20M}	Phase noise at 20 MHz offset		-146.6		dBc/Hz
t _{RJIT}	Random additive jitter from 10 kHz to 20 MHz		65		fs, RMS

Submit Documentation Feedback




TYPICAL CHARACTERISTICS

INPUT CLOCK AND OUTPUT CLOCK PHASE NOISES


vs

FREQUENCY FROM THE CARRIER ($T_A = 25^{\circ}C$ and $V_{CC} = 2.5V$)



Input clock jitter is 32 fs from 10 kHz to 20 MHz and additive RMS jitter is 152 fs

Figure 3. 100 MHz Input and Output Phase Noise Plot





TEST CONFIGURATIONS




Figure 5. LVDS Output DC Configuration During Device Test




Figure 6. LVDS Output AC Configuration During Device Test




Figure 7. DC Coupled LVCMOS Input During Device Test





Figure 8. Output Voltage and Rise/Fall Time





- A. Output skew is calculated as the greater of the following: As the difference between the fastest and the slowest t_{PLHn} or the difference between the fastest and the slowest t_{PHLn} (n = 0, 1, 2, 3).
- B. Part-to-part skew is calculated as the greater of the following: As the difference between the fastest and the slowest t_{PLLn} or the difference between the fastest and the slowest t_{PLLn} across multiple devices (n = 0, 1, 2, 3).
- C. Both inputs (IN0 and IN1) are phase aligned.

Figure 9. Output Skew and Part-to-Part Skew




Figure 10. Output Overshoot and Undershoot




Figure 11. Output AC Common Mode



APPLICATION INFORMATION

THERMAL MANAGEMENT

For reliability and performance reasons, the die temperature should be limited to a maximum of 125°C.

The device package has an exposed pad that provides the primary heat removal path to the printed circuit board (PCB). To maximize the heat dissipation from the package, a thermal landing pattern including multiple vias to a ground plane must be incorporated into the PCB within the footprint of the package. The Thermal Pad must be soldered down to ensure adequate heat conduction to of the package. Figure 12 shows a recommended land and via pattern.




Figure 12. Recommended PCB Layout

POWER-SUPPLY FILTERING

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter/phase noise is critical to applications.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the very low impedance path for high-frequency noise and guard the power-supply system against the induced fluctuations. These bypass capacitors also provide instantaneous current surges as required by the device and should have low equivalent series resistance (ESR). To properly use the bypass capacitors, they must be placed very close to the power-supply pins and laid out with short loops to minimize inductance. It is recommended to add as many high-frequency (for example, 0.1 μ F) bypass capacitors as there are supply pins in the package. It is recommended, but not required, to insert a ferrite bead between the board power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock driver; these beads prevent the switching noise from leaking into the board supply. Choose an appropriate ferrite bead with very low dc resistance because it is imperative to provide adequate isolation between the board supply and the chip supply, as well as to maintain a voltage at the supply pins that is greater than the minimum voltage required for proper operation.




Figure 13. Power-Supply Decoupling

Submit Documentation Feedback



LVDS OUTPUT TERMINATION

The proper LVDS termination for signal integrity over two 50 Ω lines is 100 Ω between the outputs on the receiver end. Either dc-coupled termination or ac-coupled termination can be used for LVDS outputs. It is recommended to place termination resister close to the receiver. If the receiver is internally biased to a voltage different than the output common mode voltage of the CDCLVD2102, ac-coupling should be used. If the LVDS receiver has internal 100 ohm termination, external termination must be omitted.

Unused outputs can be left open without connecting any trace to the output pins.




Figure 14. Output DC Termination




Figure 15. Output AC Termination With Receiver Internally Biased

INPUT TERMINATION

The CDCLVD2102 inputs can be interfaced with LVDS, LVPECL, or LVCMOS drivers.

LVDS Driver can be connected to CDCLVD2102 inputs with dc or ac coupling as shown Figure 16 and Figure 17, respectively.




Figure 16. LVDS Clock Driver Connected to CDCLVD2102 Input (DC Coupled)




Figure 17. LVDS Clock Driver Connected to CDCLVD2102 Input (AC Coupled)

Copyright © 2010, Texas Instruments Incorporated



Figure 18 shows how to connect LVPECL inputs to the CDCLVD2102. The series resistors are required to reduce the LVPECL signal swing if the signal swing is $>1.6 \text{ V}_{PP}$.




Figure 18. LVPECL Clock Driver Connected to CDCLVD2102 Input

Figure 19 illustrates how to couple a 2.5 V LVCMOS clock input to the CDCLVD2102 directly. The series resistance (R_S) should be placed close to the LVCMOS driver if needed. 3.3 V LVCMOS clock input swing needs to be limited to $V_{IH} \le V_{CC}$.




Figure 19. 2.5V LVCMOS Clock Driver Connected to CDCLVD2102 Input

If one of the buffers is used, then the other unused buffer should be disabled through the EN pin, and the unused input pins should be grounded by $1k\Omega$ resistors.



REVISION HISTORY

 Changed Features bullet From: ESD Protection Exceeds 2kV HBM, 500V CDM To: ESD Protection Exceeds HBM, 1 kV CDM 	
Electrostatic discharge was <2000	
• ΔV _{OD} values, MIN was-50, MAX was 50	
V _{OC(SS)} MIN value was 1.125	
• ΔV _{OC(SS)} values, MIN was-50, MAX was 50	
V _{ring} MAX value was 20%	
V _{OS} values, TYP was 30, MAX was 100	
t _{PD} MAX value was 2	5
t _{SK, PP} - deleted the TYP value of 300	ξ
t _R /t _F MIN value was 200	ξ
I _{CCSTAT} MAX value was 42	
Added new paragraph following Figure 19	12



PACKAGE OPTION ADDENDUM

11-Aug-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDCLVD2102RGTR	ACTIVE	VQFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	D2102	Samples
CDCLVD2102RGTT	ACTIVE	VQFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	D2102	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





11-Aug-2017

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter	Reel Width	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCLVD2102RGTR	VQFN	RGT	16	3000	(mm) 330.0	W1 (mm) 12.4	3.3	3.3	1.1	8.0	12.0	Q2
CDCLVD2102RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 11-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCLVD2102RGTR	VQFN	RGT	16	3000	336.6	336.6	28.6
CDCLVD2102RGTT	VQFN	RGT	16	250	210.0	185.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.