## Monolithic Linear IC <br> LA6579H <br> For CD-R <br> Four-Channel Bridge (BTL) Driver

## Overview

The LA6579H is a 4-channel bridge (BTL) driver for CD-R.

## Functions

- Bridge-connected (BTL) power amplifier incorporating four channels
- IO max 1A
- Level shift circuit incorporated
- MUTE circuit (all circuits ON/OFF)
- High output voltage (dynamic range) (6.5V : TYP, CH1 only)
- Input OP-AMP incorporated (CH1 only)
- Input OP-AMP (CH1) selector function incorporated


## Specifications

Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{\text {CC }}$ max | *1 | 14 | V |
|  | $\mathrm{V}_{\text {CC_P* }}$ | $\mathrm{V}_{\mathrm{CC}} \mathrm{P} 1, \mathrm{~V}_{\mathrm{CC}}{ }^{\text {P2 *1 }}$ | 14 | V |
| Allowable power dissipation | Pd max | Independent IC | 0.8 | W |
|  |  | Specified board | 1.8 | W |
| Maximum input voltage | $\mathrm{V}_{1 N^{B}}$ |  | 13 | V |
| Maximum output current | IO max | Each output | 1 | A |
| MUTE pin voltage | VMUTE |  | 13 | V |
| Operating temperature | Topr |  | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

* Specified board size : $114.3 \times 76.1 \times 1.6 \mathrm{~mm}^{3}$, glass epoxy.
*1 Note : Connect power pins of $\mathrm{V}_{\mathrm{CC}} \mathrm{S}, \mathrm{V}_{\mathrm{CC}} \mathrm{P} 1$ and $\mathrm{V}_{\mathrm{CC}} \mathrm{P} 2$ externally.

Recommended Operating Conditions at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | V |

- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.


## LA6579H

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}} \mathrm{S}=\mathrm{V}_{\mathrm{CC}}$ P1 $=\mathrm{V}_{\mathrm{CC}}$ P2 $=8 \mathrm{~V}$, VREF $=1.65 \mathrm{~V}$, MUTE $=3.3 \mathrm{~V}$ unless especially specified.

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| ALL Blocks |  |  |  |  |  |  |
| No-load current drain ON 1 | ICC-ON | All outputs ON, MUTE:HI |  | 30 | 45 | mA |
| No-load current drain ON 2 | ICC-OFF | All channels ON, MUTE:LOW |  | 5 | 10 | mA |
| MUTE ON voltage | VMUTE-ON | MUTE *1 | 2 |  |  | V |
| MUTE OFF voltage | VMUTE-OFF | MUTE *1 |  |  | 0.5 | V |
| Output AMP Block (BTL-AMP) (CH1) |  |  |  |  |  |  |
| Input AMP offset voltage | VOFF_OP-AMP | CH1, input OP-AMP_A and B | -50 |  | 50 | mV |
| Output voltage | $\mathrm{V}_{\mathrm{O}} 1$ | $\mathrm{R}_{\mathrm{L}}=8 \Omega$ *2 | 6.2 | 6.5 |  | V |
| Input and output gain | VG1 | *3 | 5.4 | 6 | 6.6 | Times |
| Slew rate | SR1 | AMP Independent <br> Multiply 2 between outputs. *3 |  | 0.5 |  | V/us |
| Input OP_AMP |  |  |  |  |  |  |
| Output offset voltage | $\mathrm{V}_{\text {OFF }}{ }^{1}$ | Input OP-AMP_A and B | -10 |  | 10 | mV |
| OP-AMP_SINK | OP_SINK | Input OP-AMP, SINK current | 2 |  |  | mA |
| OP-AMP_SOURCE | OP_SOURCE | Input OP-AMP, SOUECE current | 300 | 500 |  | $\mu \mathrm{A}$ |
| [Input OP_AMP changeover] |  |  |  |  |  |  |
| Input AMP changeover voltage 1 | $\mathrm{V}_{\text {IN }}{ }^{1-S W}$ | Select CH1, input OP-AMP_B *5 | 1 |  | 0.5 | V |
| Input AMP changeover voltage 2 | $\mathrm{V}_{\text {IN }}{ }^{1-S W}$ | Select CH1, input OP-AMP_B *5 | 2 |  |  | V |
| Output AMP (CH2 to 4) |  |  |  |  |  |  |
| Output offset voltage | $\mathrm{V}_{\text {OFF }}{ }^{2}$ | Between + and - outputs of each CH | -50 |  | 50 | mV |
| Output voltage | $\mathrm{V}_{\mathrm{O}} 2$ | Between each plus and minus outputs *2 | 5 | 5.4 |  | V |
| Input and output gain | VG2 | *3 | 5.4 | 6 | 6.6 | Times |
| Slew rate | SR2 | AMP Independent <br> Multiply 2 between outputs. *3 |  | 0.5 |  | V/us |
| 3.3V power supply |  |  |  |  |  |  |
| 3.3 VREG output voltage | 3.3VREG | $\mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ | 3.18 | 3.3 | 3.42 | V |
| REG-IN SINK current | REG-IN-SINK | Base current of external PNP transistor | 5 | 10 |  | mA |
| Line regulation | $\Delta \mathrm{V}_{\mathrm{O}} \mathrm{LN}$ | $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 12 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ |  | 20 | 150 | mV |
| Load regulation | $\Delta \mathrm{V}_{\mathrm{O}} \mathrm{LD}$ | $5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 200 \mathrm{~mA}$ |  | 50 | 200 | mV |

Note *1: MUTE output ON with HI and OFF with LOW (AMP output OFF with HI impedance). Operative for all channels.
*2 : Voltage at both ends of an $8 \Omega$ load inserted between outputs. H or L for input. Output in the saturation condition.
*3 : CH1 input OP_AMP at OdB (BUFFER)
*4 : Design guarantee value
*5 : OP-AMP_A is operated when $V_{I N \_} S W$ is $H$. OP-AMP_B is operated when it is $L$.

## Package Dimensions

unit : mm (typ)

3234B


Pd max - Ta


## Block Diagram



LA6579H
Pin Functions

| Pin No. | Symbol | Pin descriptions |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\text {IN }} 1-\mathrm{A}$ | CH1 input AMP_A inverted input |
| 2 | $\mathrm{V}_{1 \mathrm{~N}^{1+}}$ | CH1 input AMP_A non-inverted input |
| 3 | $\mathrm{V}_{\mathrm{CC}}{ }^{\text {P1 }}$ | CH 1 and CH 2 power stage power supply |
| 4 | $\mathrm{V}_{\mathrm{O}}{ }^{+}$ | Output pin (+) for channel 1 |
| 5 | $\mathrm{V}_{\mathrm{O}}{ }^{1-}$ | CH1 Output pin (-) for channel 1 |
| 6 | $\mathrm{V}_{\mathrm{O}}{ }^{+}$ | Output pin (+) for channel 2 |
| 7 | $\mathrm{V}_{\mathrm{O}}{ }^{2-}$ | Output pin (-) for channel 2 |
| 8 | $\mathrm{V}_{\mathrm{O}}{ }^{+}$ | Output pin (+) for channel 3 |
| 9 | $\mathrm{V}_{\mathrm{O}} 3-$ | Output pin (-) for channel 3 |
| 10 | $\mathrm{V}_{\mathrm{O}^{4+}}$ | Output pin (+) for channel 4 |
| 11 | $\mathrm{V}_{\mathrm{O}}{ }^{-}$ | Output pin (-) for channel 4 |
| 12 | $\mathrm{V}_{\mathrm{CC}}{ }^{\text {P2 }}$ | CH 3 and CH 4 power stage power supply |
| 13 | $V_{\text {IN }} 4$ | Input pin for channel 4 |
| 14 | $\mathrm{V}_{\text {IN }} 4 \mathrm{G}$ | Input pin for channel 4 (for gain adjustment) |
| 15 | $\mathrm{V}_{1} \mathrm{~N}^{3}$ | Input pin for channel 3 |
| 16 | $\mathrm{V}_{\text {IN }} 3 \mathrm{G}$ | Input pin for channel 3 (for gain adjustment) |
| 17 | $\mathrm{V}_{\mathrm{IN}}{ }^{2}$ | Input pin for channel 2 |
| 18 | $\mathrm{V}_{\text {IN }}{ }^{2 G}$ | Input pin for channel 2 (for gain adjustment) |
| 19 | REGIN | External PNP transistor, base connection |
| 20 | 3.3VREG | 3.3VREG output pin, external PNP transistor, collector connection |
| 21 | $\mathrm{V}_{\mathrm{CC}} \mathrm{S}$ | Signal system GND |
| 22 | VREFIN | Reference voltage application pin |
| 23 | MUTE | Output ON/OFF pin |
| 24 | VIN1_SW | CH1 input OP_AMP changeover pin |
| 25 | S_GND | Signal system GND |
| 26 | $\mathrm{V}_{1 \mathrm{~N}^{1+B}}$ | CH1 AMP_B non-inverted input pin |
| 27 | $V_{\text {IN }} 1-\mathrm{B}$ | CH1 AMP_B inverted input pin |
| 28 | $\mathrm{V}_{\text {IN }}{ }^{1}$ | CH1 input pin, input OP_AMP output pin |

Note : The center frame (FR) becomes GND (P-GND) for the power system. Keep this at the minimum potential together with the signal GND (S-GND). Short-circuit $\mathrm{V}_{\mathrm{CC}} \mathrm{S}$ (signal system power supply), $\mathrm{V}_{\mathrm{CC}} \mathrm{P} 1$, and $\mathrm{V}_{\mathrm{CC}} \mathrm{P}^{2}$ (output stage power supply) externally.

## MUTE, VREF-SW

Relation of MUTE and VREF-SW

| MUTE | Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | CH 1 | CH 2 | CH 3 | CH 4 |
| H | ON |  |  |  |
| L | OFF |  |  |  |

*1 Output to be HI impedance with output OFF.
*2 MUTE operative for all channels.
VIN1_SW and CH1 input OP_AMP

| VIN1_SW S | CH1 input OP_AMP |
| :---: | :---: |
| $H$ | AMP_A |
| L | AMP_B |



On MUTE

| MUTE | Output AMP |
| :---: | :---: |
| L | OFF |
| $H$ | ON |

Outline of inputs and outputs


Pin Description

| Pin No. | Symbol | Pin function | Description | Equivalent circuit |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 28 \\ & 27 \\ & 26 \\ & 18 \\ & 17 \\ & 16 \\ & 15 \\ & 14 \\ & 13 \end{aligned}$ | $V_{I N}{ }^{1}$ <br> $V_{\text {IN }} 1-\mathrm{B}$ <br> $\mathrm{V}_{\mathrm{IN}} 1+\mathrm{B}$ <br> $V_{I N} 2 G$ <br> $V_{1 N^{2}}$ <br> $V_{I N} 3$ G <br> $V_{I N}{ }^{3}$ <br> $V_{\text {IN }} 4 \mathrm{G}$ <br> $V_{1 N^{4}}$ | Input | Input pin <br> Set the total gain with the gain of this input AMP. |  |
| $\begin{aligned} & 4 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{O} 1+} \\ & \mathrm{v}_{\mathrm{O} 1-} \end{aligned}$ | Output <br> (CH1) | Output pin for channel 1 |  |
| $\begin{gathered} 6 \\ 7 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \end{gathered}$ | $\mathrm{V}_{\mathrm{O}}{ }^{2+}$ <br> $\mathrm{V}_{\mathrm{O}}{ }^{2-}$ <br> $\mathrm{V}_{\mathrm{O}}{ }^{3+}$ <br> $\mathrm{V}_{\mathrm{O}}{ }^{3-}$ <br> $\mathrm{V}_{\mathrm{O}}{ }^{4+}$ <br> $\mathrm{V}_{\mathrm{O}} 4-$ | Output <br> (CH2 to 4) | CH 2 to 4 output pins |  |
| 23 | MUTE | MUTE | ON/OFF of corresponding CH output <br> MUTE : H output ON <br> MUTE : L output OFF <br> * Output OFF when the MUTE pin is open (similarly to MUTE : L) |  |
| 24 | VIN1_SW | $\mathrm{CH} 1$ <br> Input AMP changeover | CH 1 input OP-AMP changeover function. AMP_A or AMP_B is selected according to the voltage applied to VIN1_SW. <br> H: VIN_A <br> $\mathrm{L}: \mathrm{V}_{\mathrm{IN}} \mathrm{B}$ |  |

## Sample Application Circuit



- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
$■$ SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
■ In the event that any or all SANYO Semiconductor products (including technical data,services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
$\square$ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 2006. Specifications and information herein are subject to change without notice.

