

# $\frac{\text{CY62167EV30 MoBL}^{\$}}{16-\text{Mbit (1M \times 16/2M \times 8) Static RAM}}$

#### Features

- TSOP I package configurable as 1M × 16 or 2M × 8 SRAM
- Very high speed: 45 ns
- Temperature ranges
   □ Industrial: -40 °C to +85 °C
   □ Automotive-A: -40 °C to +85 °C
- Wide voltage range: 2.20 V to 3.60 V
- Ultra-low standby power
   Typical standby current: 1.5 μA
   Maximum standby current: 12 μA
- Ultra-low active power
   Typical active current: 2.2 mA at f = 1 MHz
- Easy memory expansion with CE<sub>1</sub>, CE<sub>2</sub>, and OE Features
- Automatic power-down when deselected
- CMOS for optimum speed and power
- Offered in Pb-free 48-ball VFBGA and 48-pin TSOP I packages

#### **Functional Description**

The CY62167EV30 is a high performance CMOS static RAM organized as 1M words by 16 bits or 2M words by 8 bits. This device features an advanced circuit design that provides an ultra


#### low active current. Ultra low active current is ideal for providing More Battery Life<sup>™</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that reduces power consumption by 99 percent when addresses are not toggling. Place the device into standby mode when deselected (CE<sub>1</sub> HIGH or CE<sub>2</sub> LOW or both BHE and BLE are HIGH). The input and output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when: the device is deselected (CE<sub>1</sub> HIGH or CE<sub>2</sub> LOW), outputs are disabled (OE <u>HIGH), both Byte High Enable and Byte Low Enable are disabled</u> (BHE, BLE HIG<u>H</u>), or a write operation is in progress (CE<sub>1</sub> LOW, CE<sub>2</sub> HIGH and WE LOW).

To write to the device, tak<u>e</u> Chip Enables ( $\overline{CE}_1$  LOW and  $CE_2$  <u>HIGH</u>) and Write Enable ( $\overline{WE}$ ) input LOW. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from I/O pins ( $I/O_0$  through I/O<sub>7</sub>) is written into the location specified on the address pins ( $A_0$  through  $A_{19}$ ). If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from the I/O pins ( $I/O_8$  through I/O<sub>15</sub>) is written into the location specified on the address pins ( $A_0$  through the address pins ( $A_0$  through A<sub>19</sub>).

To read from the device, take <u>Chip</u> Enables ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and Output Enable ( $\overline{OE}$ ) LOW <u>while</u> forcing the Write Enable ( $\overline{WE}$ ) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See Truth Table on page 12 for a complete description of read and write modes.

For a complete list of related documentation, click here.

## Logic Block Diagram



Cypress Semiconductor Corporation Document Number: 38-05446 Rev. \*P 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600



## CY62167EV30 MoBL<sup>®</sup>

## Contents

Pin Configuration	3
Product Portfolio	
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	-
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	13
Ordering Code Definitions	13
Package Diagrams	14
Acronyms	16
Document Conventions	16
Units of Measure	
Document History Page	17
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	19
Cypress Developer Community	
Technical Support	





## **Pin Configuration**





Figure 2. 48-pin TSOP I pinout (Top View) <sup>[2, 3]</sup>



#### **Product Portfolio**

						Power Dissipation						
Product Range		V <sub>CC</sub> Range (V)			Speed	Operating I <sub>CC</sub> (mA)			Standby I <sub>SB2</sub>			
Floudet	Kaliye			(ns)	f = 1 MHz		f = f <sub>max</sub>		(μÅ)			
		Min	<b>Typ</b> <sup>[4]</sup>	Мах		<b>Typ</b> <sup>[4]</sup>	Мах	<b>Typ</b> <sup>[4]</sup>	Max	<b>Typ</b> <sup>[4]</sup>	Max	
CY62167EV30LL	Industrial/Automotive-A	2.2	3.0	3.6	45	2.2	4.0	25	30	1.5	12	

#### Notes

2. NC pins are not connected on the die.

3. The BYTE pin in the <u>48-pin</u> TSOP I package has to be tied to  $V_{CC}$  to use the device as a <u>1 M x 16 S</u>RAM. The 48-pin TSOP I package can also be used as a 2 M x 8 SRAM by tying the BYTE signal to  $V_{SS}$ . In the 2 M x 8 configuration, Pin 45 is A20, while BHE, BLE and I/O<sub>8</sub> to I/O<sub>14</sub> pins are not used.

4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

<sup>1.</sup> Ball H6 for the VFBGA package can be used to upgrade to a 32M density.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to + 150 °C
Ambient temperature with power applied55 °C to + 125 °C
Supply voltage to ground potential $^{[5,\ 6]}$ –0.3 V to 3.9 V (V $_{CC(max)}$ + 0.3 V)
DC voltage applied to outputs in High Z state $^{[5, 6]}$ 0.3 V to 3.9 V (V <sub>CC(max)</sub> + 0.3 V)

DC input voltage <sup>[5, 6]</sup> 0.3 V to 3.9 V (V <sub>CC(max)</sub> + 0.3 V)
Output current into outputs (LOW)
Static discharge voltage (MIL-STD-883, Method 3015) >2001 V
Latch-up current>200 mA

#### **Operating Range**

Device	Range	Ambient Temperature	V <sub>CC</sub> <sup>[7]</sup>
CY62167EV30LL	Industrial/ Automotive-A	–40 °C to +85 °C	2.2 V to 3.6 V

## **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions			ns (Inc utomo	lustrial/ tive-A)	Unit
				Min	<b>Typ</b> <sup>[8]</sup>	Max	
V <sub>OH</sub>	Output HIGH voltage	2.2 <u>≤</u> V <sub>CC</sub> <u>≤</u> 2.7	I <sub>OH</sub> = -0.1 mA	2.0	1	-	V
		2.7 <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> 3.6	I <sub>OH</sub> = -1.0 mA	2.4	Ι	-	V
V <sub>OL</sub>	Output LOW voltage	2.2 <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> 2.7	I <sub>OL</sub> = 0.1 mA	-	1	0.4	V
		2.7 <u>&lt;</u> V <sub>CC</sub> ≤ 3.6	I <sub>OL</sub> = 2.1 mA	_	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage	2.2 <u>&lt;</u> V <sub>CC</sub> ≤ 2.7		1.8	-	$V_{CC} + 0.3$	V
		2.7 <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> 3.6		2.2	-	$V_{CC} + 0.3$	V
V <sub>IL</sub>	Input LOW voltage	2.2 <u>≤</u> V <sub>CC</sub> <u>≤</u> 2.7		-0.3	-	0.6	V
		2.7 <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> 3.6	For VFBGA package	-0.3	-	0.8	V
			For TSOP I package	-0.3	-	0.7 <sup>[9]</sup>	V
I <sub>IX</sub>	Input leakage current	$GND \le V_I \le V_{CC}$		-1	-	+1	μA
I <sub>OZ</sub>	Output leakage current	GND <u>&lt;</u> V <sub>O</sub> <u>&lt;</u> V <sub>CC</sub> , Output disa	bled	-1	-	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	_	25	30	mA
		f = 1 MHz	I <sub>OUT</sub> = 0 mÀ CMOS levels	-	2.2	4.0	mA
I <sub>SB1</sub> <sup>[10]</sup>	Automatic power down current – CMOS inputs	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0$	0.2 V	-	1.5	12	μΑ
		or (BHE and $\overline{BLE}$ ) $\geq V_{CC} - 0.2$	2 V,				
		$V_{\text{IN}} \ge V_{\text{CC}} - 0.2 \text{ V}, \overline{V}_{\text{IN}} \le 0.2 \text{ V}$	/, ,				
		f = f <sub>max</sub> (address and data onl	y),				
		$f = 0$ ( $\overline{OE}$ , and $\overline{WE}$ ), $V_{CC} = V_C$	C(max)				
I <sub>SB2</sub> <sup>[10]</sup>	Automatic power down current – CMOS inputs	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or}$ $CE_2 \le 0.2 \text{ V or}$	V <sub>CC</sub> = V <sub>CC(max)</sub> Temperature = 25 °C	-	1.5	3.0 <sup>[11]</sup>	μA
		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$	V <sub>CC</sub> = 3.0 V, Temperature = 40 °C	-	-	3.5 <sup>[11]</sup>	
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or}$ $V_{IN} \le 0.2 \text{ V}, \text{ f} = 0$	V <sub>CC</sub> = V <sub>CC(max)</sub> Temperature = 85 °C	-	Ι	12	

#### Notes

Notes
5. V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
6. V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
7. Full Device AC operation assumes a 100 µs ramp time from 0 to V<sub>CC(min)</sub> and 200 µs wait time after V<sub>CC</sub> stabilization.
8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
9. Under DC conditions the device meets a V<sub>IL</sub> of 0.8 V. However, in dynamic conditions Input LOW Voltage applied to the device must not be higher than 0.7 V. This is another than 0.7 V. This is an explicit be to the device must not be higher than 0.7 V. This is an explicit be to the device must not be higher than 0.7 V. This is an explicit be to the device must not be higher than 0.7 V. This is an explicit be to the device must not be higher than 0.7 V. This is an explicit be to the device must not be higher than 0.7 V. This is a stability of the device must not be higher than 0.7 V. This is a stability of the device must not be higher than 0.7 V. This is a stability of the device must not be higher than 0.7 V. This is a stability of the device must not be higher than 0.7 V. This is a stability of the device must not be higher than 0.7 V. This is a stability of the device must not be higher than 0.7 V. This is a stability of the device must not be higher than 0.7 V. This is a stability of the device must not be higher than 0.7 V. This is a stability of the device must not be higher than 0.7 V. This is a stability of the device must not be higher than 0.7 V. This is a stability of the device must not be higher than 0.7 V. This is a stability of the device must not be higher than 0.7 V. This is a stability of the device must not be higher than 0.7 V. This is a stability of the device must not be higher than 0.7 V. This is a stability of the device must not be higher than 0.7 V. This is a stability of the device must not be higher than 0.7 V. This is a stabili applicable to TSOP I package only.

10. Chip enables ( $\overline{CE}_1$  and  $\overline{CE}_2$ ), byte enables ( $\overline{BHE}$  and  $\overline{BLE}$ ) and  $\overline{BYTE}$  must be tied to CMOS levels to meet the  $I_{SB1}/I_{SB2}$  /  $I_{CCDR}$  spec. Other inputs can be left floating 11. This parameter is guaranteed by design.




## Capacitance

Parameter <sup>[12]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF


## **Thermal Resistance**

Parameter <sup>[12]</sup>	Description	Test Conditions	48-ball VFBGA	48-pin TSOP I	Unit
$\Theta_{JA}$		Still air, soldered on a 3 $\times$ 4.5 inch, two-layer printed circuit board	55	60	°C/W
Θ <sup>JC</sup>	Thermal resistance (junction to case)		16	4.3	°C/W

## **AC Test Loads and Waveforms**



#### Figure 3. AC Test Loads and Waveforms



V

Equivalent to: THÉVENIN EQUIVALENT

Parameters	2.2 V to 2.7 V	2.7 V to 3.6 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V




## **Data Retention Characteristics**

#### Over the Operating Range

Parameter	Description	Condit	ons		Min	<b>Typ</b> <sup>[13]</sup>	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention				1.5	-	-	V
I <sub>CCDR</sub> <sup>[14]</sup>		$\begin{split} & V_{\text{CC}} = 1.5 \text{ V to } 3.0 \text{ V,} \\ & \overline{\text{CE}}_1 \geq V_{\text{CC}} - 0.2 \text{ V or } \text{CE}_2 \leq 0.2 \text{ V} \\ & \text{or } (\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \geq V_{\text{CC}} - 0.2 \text{ V,} \\ & V_{\text{IN}} \geq V_{\text{CC}} - 0.2 \text{ V or } V_{\text{IN}} \leq 0.2 \text{ V} \end{split}$	Industrial	48-pin TSOP I	_	-	8	μΑ
		V <sub>CC</sub> = 1.5 V,	Industrial	Other packages	-	_	10	μA
		$\overline{CE}_{1} \ge V_{CC} - 0.2 \text{ V or } CE_{2} \le 0.2 \text{ V}$ or ( $\overline{BHE}$ and $\overline{BLE}$ ) $\ge V_{CC} - 0.2 \text{ V}$ , $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	Automotive-A	All packages	_	-	10	μΑ
t <sub>CDR</sub> <sup>[15]</sup>	Chip deselect to data retention time		·		0	-	_	-
t <sub>R</sub> <sup>[16]</sup>	Operation recovery time				45	-	-	ns

## **Data Retention Waveform**



#### Notes

- 13. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25 \,^{\circ}C$ . 14. Chip enables ( $\overline{CE}_1$  and  $\overline{CE}_2$ ), byte enables ( $\overline{BHE}$  and  $\overline{BLE}$ ) and  $\overline{BYTE}$  must be tied to CMOS levels to meet the  $I_{SB1} / I_{SB2} / I_{CCDR}$  spec. Other inputs can be left floating. 15. Tested initially and after any design or process changes that may affect these parameters.
- 16. Full device operation requires linear V<sub>CC</sub> ram from V<sub>DR</sub> to V<sub>CC(min)</sub>  $\geq$  100 µs or stable at V<sub>CC(min)</sub>  $\geq$  100 µs. 17. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both  $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$ .



#### **Switching Characteristics**

Parameter [18, 19	Description		dustrial / otive-A)	Unit
	·	Min	Max	
Read Cycle	·			
t <sub>RC</sub>	Read cycle time	45	-	ns
t <sub>AA</sub>	Address to data valid	-	45	ns
t <sub>OHA</sub>	Data hold from address change	10	-	ns
t <sub>ACE</sub>	$\overline{CE}_1$ LOW and $CE_2$ HIGH to data valid	-	45	ns
t <sub>DOE</sub>	OE LOW to data valid	_	22	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[20]</sup>	5	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[20, 21]</sup>	_	18	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[20]</sup>	10	_	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z <sup>[20, 21]</sup>	_	18	ns
t <sub>PU</sub>	$\overline{CE}_1$ LOW and $CE_2$ HIGH to power-up	0	_	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power-down	_	45	ns
t <sub>DBE</sub>	BLE / BHE LOW to data valid	_	45	ns
t <sub>LZBE</sub>	BLE / BHE LOW to Low Z <sup>[20]</sup>	10	_	ns
t <sub>HZBE</sub>	BLE / BHE HIGH to High Z <sup>[20, 21]</sup>	_	18	ns
Write Cycle [22, 2	3]		•	
t <sub>WC</sub>	Write cycle time	45	_	ns
t <sub>SCE</sub>	$\overline{CE}_1$ LOW and $CE_2$ HIGH to write end	35	_	ns
t <sub>AW</sub>	Address setup to write end	35	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	35	_	ns
t <sub>BW</sub>	BLE / BHE LOW to write end	35	-	ns
t <sub>SD</sub>	Data setup to write end	25	-	ns
t <sub>HD</sub>	Data hold from write end	0	-	ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[20, 21]</sup>	_	18	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[20]</sup>	10	-	ns

#### Notes

- 18. Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 V/ns, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>DL</sub>/I<sub>OH</sub> as shown in Figure 3 on page 5.
   19. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production. production.

20. At any temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZDE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ ,  $t_{HZDE}$  is less than  $t_{LZWE}$  for any device. 21.  $t_{HZOE}$ ,  $t_{HZDE}$ ,  $t_{HZDE}$ , and  $t_{HZWE}$  transitions are measured when the outputs enter a high impedance state.

21. H<sub>ZOE</sub>,  $\mu_{ZOE}$ ,  $\mu_{ZDE}$ ,  $\mu_{ZDE}$ ,  $\mu_{ZDE}$ ,  $\mu_{ZDE}$  and  $\mu_{ZWE}$  transitions are measured when the outputs enter a night impedance state. 22. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write. 23. The minimum pulse width for Write Cycle No. 3 (WE Controlled,  $\overline{OE}$  LOW) should be equal to the sum of tSD and tHZWE.



**Switching Waveforms** 

Figure 5. Read Cycle No. 1 (Address Transition Controlled) <sup>[24, 25]</sup>





Figure 6. Read Cycle No. 2 (OE Controlled) <sup>[25, 26]</sup>



Notes

24. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ .


25. WE is HIGH for read cycle.

26. Address valid before or similar to  $\overline{CE}_1$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW and  $CE_2$  transition HIGH.





## Switching Waveforms (continued)



Notes

30. During this period the I/Os are in output state. Do not apply input signals.


<sup>27.</sup> The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or  $\overline{bLE}$  or  $\overline{bLE} = V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write. 28. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .

<sup>29.</sup> If  $\overline{CE}_1$  goes HIGH and  $CE_2$  goes LOW simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state.





### Switching Waveforms (continued)




Notes

31. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write. 32. If  $\overline{CE}_1$  goes HIGH and  $CE_2$  goes LOW simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state.

33. During this period the I/Os are in output state. Do not apply input signals.



#### Switching Waveforms (continued)



Notes

<sup>34.</sup> If  $\overline{CE}_1$  goes HIGH and  $CE_2$  goes LOW simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state. 35. During this period the I/Os are in output state. Do not apply input signals.



#### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X <sup>[36]</sup>	Х	Х	X <sup>[36]</sup>	X <sup>[36]</sup>	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X <sup>[36]</sup>	L	Х	Х	X <sup>[36]</sup>	X <sup>[36]</sup>	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X <sup>[36]</sup>	X <sup>[36]</sup>	Х	Х	Н	Н	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (I/O <sub>0</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Η	L	Н	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (I/O <sub>0</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data In (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )


Note 36. The 'X' (Don't care) state for the chip enables and Byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62167EV30LL-45BVI	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Package Code: BV48	Industrial
	CY62167EV30LL-45BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm) (Pb-free), Package Code: BZ48	
	CY62167EV30LL-45ZXI	51-85183	48-pin TSOP I (Pb-free)	
	CY62167EV30LL-45BVXA	51-85150	48-ball VFBGA (6 × 8 × 1 mm) (Pb-free), Package Code: BZ48	Automotive-A
	CY62167EV30LL-45ZXA	51-85183	48-pin TSOP I (Pb-free)	1


#### **Ordering Code Definitions**






#### **Package Diagrams**

Figure 11. 48-ball VFBGA (6 x 8 x 1.0 mm) Package Outline, 51-85150






NOTE:


PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H



#### Package Diagrams (continued)





SYMBOL	DIMENSIONS			
STMBOL	MIN.	NOM.	MAX.	
A	_	_	1.20	
A1	0.05	Ι	0.15	
A2	0.95	1.00	1.05	
b1	0.17	0.20	0.23	
b	0.17	0.22	0.27	
c1	0.10	_	0.16	
с	0.10		0.21	
D	20.00 BASIC			
D1	18.40 BASIC			
E	12.00 BASIC			
е	0.50 BASIC			
L	0.50	0.60	0.70	
θ	0°	—	8	
R	0.08	_	0.20	
N		48		

#### NOTES:

- DIMENSIONS ARE IN MILLIMETERS (mm).
- 2 PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).
- A PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.
- A TO BE DETERMINED AT THE SEATING PLANE C. . THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
- DIMENSIONS D1 AND E D0 NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.
- IMMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR

   PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF b DIMENSION AT MAX.

   MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR

   THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD

   TO BE 0.07mm .
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.
- DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.
- 10. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.

51-85183 \*F





## Acronyms

Acronym	Description
BHE	byte high enable
BLE	byte low enable
CE	chip enable
CMOS	complementary metal oxide semiconductor
I/O	input/output
OE	output enable
SRAM	static random access memory
TSOP	thin small outline package
VFBGA	very fine-pitch ball grid array
WE	write enable

## **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
μS	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



## **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	202600	AJU	01/23/2004	New data sheet.
*A	463674	NXR	See ECN	Changed status from Advance Information to Preliminary Removed 'L' bin and 35 ns speed bin from product offering Modified Data sheet to include x8 configurability. Changed ball E3 in FBGA pinout from DNU to NC Changed the I <sub>SB2(Typ)</sub> value from 1.3 $\mu$ A to 1.5 $\mu$ A Changed the I <sub>CC(Max)</sub> value from 40 mA to 25 mA Changed Vcc stabilization time in footnote #9 from 100 $\mu$ s to 200 $\mu$ s Changed the AC Test Load Capacitance value from 50 pF to 30 pF Corrected typo in Data Retention Characteristics (tR) from 100 $\mu$ s to tRC ns Changed t <sub>LZOE</sub> from 3 ns to 5 ns. Changed t <sub>LZOE</sub> , t <sub>LZBE</sub> , and t <sub>LZWE</sub> from 6 ns to 10 ns Changed t <sub>LZOE</sub> , t <sub>HZCE</sub> , t <sub>LZBE</sub> , and t <sub>LZWE</sub> from 15 ns to 18 ns Changed t <sub>SCE</sub> , t <sub>AW</sub> , and t <sub>BW</sub> from 40 ns to 35 ns Changed t <sub>SD</sub> from 20 ns to 25 ns Updated 48-ball FBGA Package Information. Updated the Ordering Information table
*B	469169	NSI	See ECN	Minor Change: Moved to external web
*C	1130323	VKN	See ECN	Changed status from Preliminary to Final. Changed I <sub>CC</sub> max spec from 2.8 mA to 4.0 mA for f = 1MHz Changed I <sub>CC</sub> typ spec from 22 mA to 25 mA for f = f <sub>max</sub> Changed I <sub>CC</sub> max spec from 25 mA to 30 mA for f = f <sub>max</sub> Added V <sub>IL</sub> spec for TSOP I package and footnote# 9 Added footnote# 10 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Changed I <sub>SB1</sub> and I <sub>SB2</sub> spec from 8.5 $\mu$ A to 12 $\mu$ A Changed I <sub>CCDR</sub> spec from 8 $\mu$ A to 10 $\mu$ A Added footnote# 15 related to AC timing parameters
*D	1323984	VKN / AESA	See ECN	Modified I <sub>CCDR</sub> spec for TSOP I package Added 48-ball VFBGA (6 × 7 × 1mm) package Added footnote# 1 related to VFBGA (6 × 7 × 1mm) package Updated Ordering Information table
*E	2678799	VKN / PYRS	03/25/2009	Added Automotive-A information
*F	2720234	VKN / AESA	06/17/2009	Included -45BVXA part in the Ordering information table
*G	2880574	VKN	02/18/2010	Modified I <sub>CCDR</sub> spec from 8 μA to 10 μA for Auto-A grade. Added Contents. Updated all package diagrams. Updated links in Sales, Solutions, and Legal Information.
*H	2934396	VKN	06/03/10	Added footnote #25 related to chip enable. Updated template.
*	3006301	RAME	08/12/2010	Included $\overrightarrow{\text{BHE}}$ and $\overrightarrow{\text{BLE}}$ in I <sub>SB1</sub> , I <sub>SB2</sub> , and I <sub>CCDR</sub> test conditions to reflect By power down feature. Removed 48-ball VFBGA (6 × 7 × 1 mm) package related information. Added Acronyms and Ordering code definition. Format updates to match template.



## Document History Page (continued)

Rev.	ECN No.	Orig. of	Submission	Description of Change
non.	Lon no.	Change	Date	becomption of onlarge
*J	3295175	RAME	06/29/2011	Updated Package Diagrams. Added Document Conventions. Removed reference to AN1064 SRAM system guidelines. Added I <sub>SB1</sub> to footnotes 10 and 14. Added byte enables to footnote 36 and referenced to Truth table.
*K	3411301	TAVA	10/17/2011	Updated Switching Waveforms. Updated Package Diagrams. Updated to new template.
*L	3667939	TAVA	07/09/2012	Updated Ordering Information (No change in part numbers, updated details in Package Type column only). Updated Package Diagrams (Spec 51-85150 (Updated figure caption only, no change in revision)).
*M	4102969	VINI	08/23/2013	Updated Switching Characteristics: Updated Note 19. Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H. Updated to new template. Completing Sunset Review.
*N	4574264	VINI	11/19/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Maximum Ratings: Referred Notes 5 and 6 in "Supply voltage to ground potential". Updated Switching Characteristics: Added Note 23 and referred the same note in "Write Cycle".
*0	4715413	VINI	04/07/2015	Updated Electrical Characteristics: Updated details in "Test Conditions" column corresponding to $I_{SB2}$ parameter and added corresponding values. Added Note 11 and referred the same note in maximum values of $I_{SB2}$ parameter corresponding to Test Conditions " $V_{CC} = V_{CC(max)}$ , Temperature = 25 °C" and " $V_{CC} = 3.0$ V, Temperature = 40 °C".
*P	5734005	VINI	05/11/2017	Updated Package Diagrams: spec 51-85183 – Changed revision from *D to *F. Updated to new template.



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

#### **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2004–2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and other countries that by cypress under the intellectual property laws and treaties of the United States and other countries intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or systems, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

#### Document Number: 38-05446 Rev. \*P

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor Corporation.