


# PRECISION MICROPOWER SHUNT VOLTAGE REFERENCE

Check for Samples: TL4050-Q1

### **FEATURES**

- Qualified for Automotive Applications
- Fixed Output Voltages of 2.048 V, 2.5 V, 4.096 V, 5 V
- Tight Output Tolerances and Low Temperature Coefficient
  - Max 0.1%, 50 ppm/°C A Grade
  - Max 0.2%, 50 ppm/°C B Grade
  - Max 0.5%, 50 ppm/°C C Grade
- Low Output Noise: 41 μV<sub>RMS</sub> Typ
- Wide Operating Current Range:
  60 µA Typ to 15 mA
- Stable With All Capacitive Loads; No Output




\*Pin 3 is attached to Substrate and must be connected to ANODE or left open.

#### **Capacitor Required**

 Available in Extended Temperature Range: -40°C to 125°C

#### **APPLICATIONS**

- Data-Acquisition Systems
- Power Supplies and Power-Supply Monitors
- Instrumentation and Test Equipment
- Process Controls
- Precision Audio
- Automotive Electronics
- Energy Management
- Battery-Powered Equipment



NC - No internal connection

### **DESCRIPTION**

The TL4050-Q1 family of shunt voltage references are versatile easy-to-use references suitable for a wide array of applications. The two-terminal fixed-output device requires no external capacitors for operation and is stable with all capacitive loads. Additionally, the reference offers low dynamic impedance, low noise, and low temperature coefficient to ensure a stable output voltage over a wide range of operating currents and temperatures.

The TL4050-Q1 is available in three initial tolerances, ranging from 0.1% (maximum) for the A grade to 0.5% (maximum) for the C grade. Thus, a great deal of flexibility is available to designers in choosing the best cost-to-performance ratio for their applications. Packaged in the space-saving SOT-23-3 and SC-70 packages and requiring a minimum current of 45  $\mu$ A (typical), the TL4050-Q1 also is ideal for portable applications.

The TL4050x-Q1 characterization is for operation over an ambient temperature range of -40°C to 125°C.

## PACKAGE AND ORDERING INFORMATION

For the most-current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.


Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **FUNCTIONAL BLOCK DIAGRAM**



# **ABSOLUTE MAXIMUM RATINGS**(1)

over free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
IZ	Continuous cathode current	-10	20	mA
$T_{J}$	Operating virtual junction temperature		150	ů
T <sub>stg</sub>	Storage temperature range	<del>-</del> 65	150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



#### THERMAL INFORMATION

		TL405	0-Q1	
	THERMAL METRIC <sup>(1)</sup>	DBZ	DCK	UNIT
		3 PINS	5 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance (2)	331.1	289.9	°C/W
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance <sup>(3)</sup>	107.5	56.4	°C/W
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	63.4	93	°C/W
Ψлт	Junction-to-top characterization parameter <sup>(5)</sup>	4.9	0.7	°C/W
ΨЈВ	Junction-to-board characterization parameter <sup>(6)</sup>	61.7	91.4	°C/W
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance (7)	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

#### RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
IZ	Cathode current		(1)	15	mA
_	Free dir temperature	I temperature	-40	85	°C
1 A	Free-air temperature	Q temperature	-40	125	

(1) See parametric tables



# TL4050x20-Q1 ELECTRICAL CHARACTERISTICS

Б.	DAMETED	TEST CONDITIONS	_	TL40	)50A20-0	21	TL40	)50B20-0	21	TL40	50C20-0	21	UNIT		
PA	RAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII		
V <sub>Z</sub>	Reverse breakdown voltage	Ι <sub>Z</sub> = 100 μΑ	25°C		2.048			2.048			2.048		V		
	Reverse	I <sub>Z</sub> = 100 μA	25°C	-2.048		2.048	-4.096		4.096	-10.24		10.24			
$\Delta V_Z$	breakdown voltage tolerance		Full range	-12.288		12.288	-14.7456		14.7456	-17.2032		17.2032	mV		
	Minimum		25°C		41	60		41	60		41	60			
$I_{Z,min}$	cathode current		Full range			65			65			65	μA		
	Average	I <sub>Z</sub> = 10 mA	25°C		±20			±20			±20				
temperature coefficient of	I <sub>Z</sub> = 1 mA	25°C		±15			±15			±15					
$\alpha_{VZ} \\$	reverse		25°C		±15			±15			±15		ppm/°C		
	breakdown voltage	I <sub>Z</sub> = 100 μA	Full range			±50			±50			±50			
	Reverse		25°C		0.3	8.0		0.3	0.8		0.3	0.8			
$\Delta V_Z$	breakdown voltage change with	$I_{Z,min} < I_Z < 1 \text{ mA}$	Full range			1.2			1.2			1.2	mV		
$\Delta I_Z$	cathode		25°C		2.3	6		2.3	6		2.3	6	IIIV		
	current change			1 mA < I <sub>Z</sub> < 15 mA	Full range			8			8			8	
Z <sub>Z</sub>	Reverse dynamic impedance	$I_Z = 1 \text{ mA},$ f = 120  Hz, $I_{AC} = 0.1 I_Z$	25°C		0.3			0.3			0.3		Ω		
e <sub>N</sub>	Wideband noise	$I_Z = 100 \mu A,$ 10 Hz \le f \le 10 kHz	25°C		34			34			34		μV <sub>RMS</sub>		
	Long-term stability of reverse breakdown voltage	t = 1000 h, T <sub>A</sub> = 25°C ± 0.1°C, I <sub>Z</sub> = 100 μA			120			120			120		ppm		
V <sub>HYST</sub>	Thermal hysteresis (1)	$\Delta T_A = -40$ °C to 125°C			0.7			0.7			0.7		mV		

<sup>(1)</sup> Thermal hysteresis is defined as  $V_{Z,25^{\circ}C}$  (after cycling to  $-40^{\circ}C$ ) –  $V_{Z,25^{\circ}C}$  (after cycling to  $125^{\circ}C$ ).



# TL4050x25-Q1 ELECTRICAL CHARACTERISTICS

			_	TL4	050B25-Q1		
	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
Vz	Reverse breakdown voltage	I <sub>Z</sub> = 100 μA	25°C		2.5		V
A) /	Reverse breakdown voltage	1 100 1	25°C	-5		5	
$\Delta V_Z$	tolerance	$I_Z = 100 \ \mu A$	Full range	-18		18	mV
	Minimum and and a summer		25°C		41	60	
$I_{Z,min}$	Minimum cathode current		Full range			65	μΑ
		I <sub>Z</sub> = 10 mA	25°C		±20		
~	Average temperature	$I_Z = 1 \text{ mA}$ 25°C ±15			nnm/°C		
$\alpha_{VZ}$	coefficient of reverse breakdown voltage	100.00	25°C		±15		ppm/°C
	· ·	$I_Z = 100 \mu A$	Full range			±50	
		1 .1 .1	25°C		0.3	0.8	
$\frac{\Delta V_Z}{\Delta I_Z}$	Reverse breakdown voltage change with cathode	$I_{Z,min} < I_Z < 1 \text{ mA}$	Full range			1.2	mV
$\Delta I_Z$	current change	1 mA < I <sub>7</sub> < 15 mA	25°C		2.3	6	IIIV
		TIMA < IZ < 15 IIIA	Full range			8	
$Z_Z$	Reverse dynamic impedance	$I_Z = 1 \text{ mA},$ f = 120  Hz, $I_{AC} = 0.1 I_Z$	25°C		0.3		Ω
e <sub>N</sub>	Wideband noise	$I_Z = 100 \mu A$ , 10 Hz $\leq f \leq 10 \text{ kHz}$	25°C		41		$\mu V_{RMS}$
	Long-term stability of reverse breakdown voltage	t = 1000  h, $T_A = 25^{\circ}\text{C} \pm 0.1^{\circ}\text{C},$ $I_Z = 100 \mu\text{A}$			120		ppm
V <sub>HYST</sub>	Thermal hysteresis <sup>(1)</sup>	$\Delta T_A = -40$ °C to 125°C			0.7		mV

<sup>(1)</sup> Thermal hysteresis is defined as  $V_{Z,25^{\circ}C}$  (after cycling to  $-40^{\circ}C$ ) –  $V_{Z,25^{\circ}C}$  (after cycling to  $125^{\circ}C$ ).



# TL4050x41-Q1 ELECTRICAL CHARACTERISTICS

	DARAMETER	TEST COMPLETIONS	_	TL4	050B41-Q1		
	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
V <sub>Z</sub>	Reverse breakdown voltage	I <sub>Z</sub> = 100 μA	25°C		4.096		V
A) /	Reverse breakdown voltage	1. 4004	25°C	-8.2		8.2	\/
$\Delta V_Z$	tolerance	$I_Z = 100 \mu A$	Full range	-29		29	mV
	M		25°C		52	68	
I <sub>Z,min</sub>	Minimum cathode current		Full range			78	μΑ
		I <sub>Z</sub> = 10 mA	25°C		±30		
~	Average temperature coefficient of reverse	I <sub>Z</sub> = 1 mA	25°C		±20		nnm/0C
$\alpha_{VZ}$	breakdown voltage	100	25°C		±20		ppm/°C
		$I_Z = 100 \ \mu A$	Full range			±50	
		1 - 1 - 1 - 1	25°C		0.2	0.9	
$\frac{\Delta V_Z}{\Delta I_Z}$	Reverse breakdown voltage	$I_{Z,min} < I_Z < 1 \text{ mA}$	Full range			1.2	mV
$\Delta I_Z$	change with cathode current change	ange			2	7	mv
		1 mA < I <sub>Z</sub> < 15 mA	Full range			10	
Z <sub>Z</sub>	Reverse dynamic impedance	$I_Z = 1 \text{ mA},$ f = 120  Hz, $I_{AC} = 0.1 I_Z$	25°C		0.5		Ω
e <sub>N</sub>	Wideband noise	I <sub>Z</sub> = 100 μA, 10 Hz ≤ f ≤ 10 kHz	25°C		93		$\mu V_{RMS}$
	Long-term stability of reverse breakdown voltage	t = 1000  h, $T_A = 25^{\circ}\text{C} \pm 0.1^{\circ}\text{C},$ $I_Z = 100 \mu\text{A}$			120		ppm
V <sub>HYST</sub>	Thermal hysteresis <sup>(1)</sup>	$\Delta T_A = -40$ °C to 125°C			1.148		mV

<sup>(1)</sup> Thermal hysteresis is defined as  $V_{Z,25^{\circ}C}$  (after cycling to  $-40^{\circ}C$ ) –  $V_{Z,25^{\circ}C}$  (after cycling to  $125^{\circ}C$ ).




# TL4050x50-Q1 ELECTRICAL CHARACTERISTICS


		TEST SOMBITIONS	_	TL40	50A50-Q	1	TL4	050B50-C	11	TL40	050C50-C	21	LINUT		
,	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT		
V <sub>Z</sub>	Reverse breakdown voltage	Ι <sub>Z</sub> = 100 μΑ	25°C		5			5			5		V		
	Reverse		25°C	<b>-</b> 5		5	-10		10	-25		25			
$\Delta V_Z$	breakdown voltage tolerance	I <sub>Z</sub> = 100 μA	Full range	-30		30	-35		35	-50		50	mV		
			25°C		56	74		56	74		56	74			
I <sub>Z,min</sub>	Minimum cathode current		Full range			90			90			90	μA		
	Average	I <sub>Z</sub> = 10 mA	25°C		±30			±30			±30				
$\alpha_{VZ} \begin{tabular}{ll} temperature \\ coefficient of \\ reverse \\ breakdown \\ voltage \end{tabular}$	I <sub>Z</sub> = 1 mA	25°C		±20			±20			±20		ļ			
			25°C		±20			±20			±20		ppm/°C		
		I <sub>Z</sub> = 100 μA	Full range			±50			±50			±50			
	Reverse I <sub>Z,min</sub> breakdown voltage change with cathode		25°C		0.2	1		0.2	1		0.2	1			
$\Delta V_Z$		breakdown	breakdown	$I_{Z,min} < I_Z < 1 \text{ mA}$	Full range			1.4			1.4			1.4	mV
$\Delta I_Z$			25°C		2	8		2	8		2	8	IIIV		
	current change	1 mA < I <sub>Z</sub> < 15 mA	Full range			12			12			12			
Z <sub>Z</sub>	Reverse dynamic impedance	$I_Z = 1 \text{ mA},$ f = 120  Hz, $I_{AC} = 0.1 I_Z$	25°C		0.5			0.5			0.5		Ω		
e <sub>N</sub>	Wideband noise	$I_Z = 100 \mu A$ , 10 Hz \le f \le 10 kHz	25°C		93			93			93		$\mu V_{RMS}$		
	Long-term stability of reverse breakdown voltage	t = 1000 h, T <sub>A</sub> = 25°C ± 0.1°C, I <sub>Z</sub> = 100 μA			120			120			120		ppm		
V <sub>HYST</sub>	Thermal hysteresis (1)	$\Delta T_A = -40$ °C to 125°C			1.4			1.4			1.4		mV		


<sup>(1)</sup> Thermal hysteresis is defined as  $V_{Z,25^{\circ}C}$  (after cycling to  $-40^{\circ}C$ ) –  $V_{Z,25^{\circ}C}$  (after cycling to  $125^{\circ}C$ ).




### TYPICAL CHARACTERISTICS









Reverse Voltage (V) Figure 3.













#### **APPLICATION INFORMATION**




Figure 7. Start-Up Test Circuit

# **Output Capacitor**

The TL4050-Q1 does not require an output capacitor across cathode and anode for stability. However, in an application using an output bypass capacitor, the TL4050-Q1 is stable with all capacitive loads.

#### **SOT-23-3 Pin Connections**

There is a parasitic Schottky diode connected between pins 2 and 3 of the SOT-23-3 packaged device. Thus, pin 3 of the SOT-23-3 package must be left floating or connected to pin 2.

#### **Use With ADCs or DACs**

The design of the TL4050x41-Q1 is as a cost-effective voltage reference, as required in 12-bit data-acquisition systems. For 12-bit systems operating from 5-V supplies, such as the ADS7842 (see Figure 8), the TL4050x41-Q1 (4.096 V) permits operation with an LSB of 1 mV.




Figure 8. Data-Acquisition Circuit With TL4050x41-Q1



#### **Cathode and Load Currents**

In a typical shunt-regulator configuration (see Figure 9), an external resistor,  $R_S$ , connects between the supply and the cathode of the TL4050-Q1. Proper choice of  $R_S$  is essential, as  $R_S$  sets the total current available to supply the load ( $I_L$ ) and bias the TL4050-Q1 ( $I_Z$ ). In all cases,  $I_Z$  must stay within a specified range for proper operation of the reference. Taking into consideration one extreme in the variation of the load and supply voltage (maximum  $I_L$  and minimum  $V_S$ ),  $R_S$  must be small enough to supply the minimum  $I_Z$  required for operation of the regulator, as given by data-sheet parameters. At the other extreme, maximum  $V_S$  and minimum  $I_L$ ,  $R_S$  must be large enough to limit  $I_Z$  to less than its maximum-rated value of 15 mA.

Equation 1 calculates R<sub>S</sub>:

$$R_{S} = \frac{(V_{S} - V_{Z})}{(I_{L} + I_{Z})} \tag{1}$$




Figure 9. Shunt Regulator





15-Apr-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
TL4050A50QDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLGU	Samples
TL4050A50QDCKRQ1	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7GU	Samples
TL4050B25QDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLHU	Samples
TL4050B25QDCKRQ1	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7HU	Samples
TL4050B41QDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMXU	Samples
TL4050B50QDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLJU	Samples
TL4050B50QDCKRQ1	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7JU	Samples
TL4050C20QDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMYU	Samples
TL4050C50QDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TKZU	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Ph-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder humps used between the die and package, or 2) lead-based die adhesive used between

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



# PACKAGE OPTION ADDENDUM

15-Apr-2013

(3) MSL. Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TL4050A50-Q1, TL4050B25-Q1, TL4050B41-Q1, TL4050B50-Q1, TL4050C50-Q1:

Catalog: TL4050A50, TL4050B25, TL4050B41, TL4050B50, TL4050C50

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Aug-2017

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL4050A50QDBZRQ1	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TL4050A50QDCKRQ1	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TL4050B25QDBZRQ1	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TL4050B25QDCKRQ1	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TL4050B41QDBZRQ1	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TL4050B50QDBZRQ1	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TL4050B50QDCKRQ1	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TL4050C20QDBZRQ1	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TL4050C50QDBZRQ1	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3

www.ti.com 3-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL4050A50QDBZRQ1	SOT-23	DBZ	3	3000	203.0	203.0	35.0
TL4050A50QDCKRQ1	SC70	DCK	5	3000	203.0	203.0	35.0
TL4050B25QDBZRQ1	SOT-23	DBZ	3	3000	203.0	203.0	35.0
TL4050B25QDCKRQ1	SC70	DCK	5	3000	203.0	203.0	35.0
TL4050B41QDBZRQ1	SOT-23	DBZ	3	3000	203.0	203.0	35.0
TL4050B50QDBZRQ1	SOT-23	DBZ	3	3000	203.0	203.0	35.0
TL4050B50QDCKRQ1	SC70	DCK	5	3000	203.0	203.0	35.0
TL4050C20QDBZRQ1	SOT-23	DBZ	3	3000	203.0	203.0	35.0
TL4050C50QDBZRQ1	SOT-23	DBZ	3	3000	203.0	203.0	35.0

# DCK (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



# DCK (R-PDSO-G5)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203227/C





SMALL OUTLINE TRANSISTOR



### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  Reference JEDEC registration TO-236, except minimum foot length.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.