# DATA IMAGE CORPORATION 

## TFT Module Specification

ITEM NO.: FX030569DSSWBG01<br>Table of Contents

1. COVER \& CONTENTS ..... 1
2. RECORD OF REVISION ..... 2
3. FEATURES ..... 3
4. GENERAL SPECIFICATIONS ..... 3
5. ABSOLUTE MAXIMUM RATINGS ..... 3
6. ELECTRICAL CHARACTERISTICS ..... 4
7. BLOCK DIAGRAM ..... 5
8. INPUT / OUTPUT TERMINALS ..... 6
9. AC CHARACTERISTICS ..... 8
10. COMMAND DESCRIPTION ..... 17
11. GAMMA ADJUSTMENT FUNCTION ..... 33
12. OPTICAL CHARACTERISTIC ..... 38
13. QUALITY ASSURANCE ..... 41
14. LCM PRODUCT LABEL DEFINE ..... 42
15. PRECAUTIONS IN USE LCM ..... 44
16. OUTLINE DRAWING ..... 45
17. PACKAGE INFORMATION ..... 46

| Customer Companies | R\&D Dept. | Q.C. Dept. | Eng. Dept. | Prod. Dept. |
| :---: | :---: | :---: | :---: | :---: |
|  | Jow | $\sqrt{0}$ | $\rightarrow \sin$ | gn |
| Approved by | Version: | Issued Date: | Sheet Code: | Total Pages: |
|  | c | 23/MAR/11' |  | 46 |

DATA
1MAGE
2. RECORD OF REVISION

| Rev | Date | Item | Page | Comment |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 10/DEC07 ${ }^{\prime}$ |  |  | Initial PRELIMINARY |
| 2 | 4/JAN/08' | $\begin{gathered} \hline 8 \\ 17 \\ 6 \end{gathered}$ | $\begin{gathered} 7 \\ 44 \\ 4 \end{gathered}$ | 1.Change Pin 47 from VGH to NC <br> 2.Modify: OUTLINE DRAWING <br> 3. Add: LED Dice life time |
| A | 14/May/08' | $\begin{gathered} \hline 9 \\ 10 \\ 17 \\ 6 \end{gathered}$ | $\begin{gathered} \hline 8 \sim 14 \\ 28 \sim 29 \\ 45 \\ 4 \end{gathered}$ | 1.Modify: AC Characteristics <br> 2.Modify: Vertical Porch (R17h) <br> 3.Release Rev. A for production <br> 4.Change VCOM-AC, VCOM-DC, VCOMH, VCOML |
| B | 30/MAR/09' | $\begin{gathered} \hline 8 \\ 18 \end{gathered}$ | $\begin{gathered} \hline 7 \\ 45 \\ \hline \end{gathered}$ | 1.Modify: SDO Pin terminals; <br> 2.Update the PACKAGE INFORMATION. |
| C | 23/MAR/11' | $\begin{aligned} & 14 \\ & 16 \\ & \hline \end{aligned}$ | $\begin{aligned} & 43 \\ & 45 \\ & \hline \end{aligned}$ | 1.Modify:LCM PRODUCT LABEL DEFIN <br> 2.Modify:OUTLINE DRAWING from Rev. A to B |
|  |  |  |  |  |

DATA
IMAGE

## 3. FEATURES

- Support CCIR656/CCIR601 8 bit format or 8 bit serial RGB or 24 bit parallel RGB.
- Support the SPI commands setting, the operation parameters setting internally.
- Our components and processes are compliant to RoHS standard
- Support Contrast/Brightness control.
- On-chip voltage generator.
- On-chip DC-DC converter up to 6x / -6x.
- Programmable gamma correction curve.
- Non-Volatile Memory (OTP) for VCOM calibration


## 4. GENERAL SPECIFICATIONS

| Parameter | Specifications | Unit |
| :--- | :---: | :---: |
| Screen Size | $3.45 "$ (diagonal) | inch |
| Surface Treatment | Anti-Glare |  |
| Display Format | $320 \times$ RGB $\times 240$ | dots |
| Active Area | $70.08(\mathrm{~W}) \times 52.56(\mathrm{H})$ | mm |
| Dot Pitch | $0.073(\mathrm{~W}) \times 0.219(\mathrm{H})$ | mm |
| Pixel Configuration | Stripe |  |
| Outline Dimension | $77.8(\mathrm{~W}) \times 64.5(\mathrm{H}) \times 2.9(\mathrm{~T})$ | mm |
| Weight | 34 | g |
| View Angle direction | 6 o'clock |  |
| Temperature Range | Operation | $-20 \sim 70$ |
|  |  |  |
|  | Storage | $-30 \sim 80$ |
| ${ }^{\circ} \mathrm{C}$ |  |  |

## 5. ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | MIN. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | VCC | -0.3 | +4.0 | V |

Note:
*All of the voltages listed above are with respective to AGND=DGND = 0V.
*Device is subject to be damaged permanently if stresses beyond those absolute maximum ratings listed above.

DATA
IMAGE
6. ELECTRICAL CHARACTERISTICS
6.1 DC Electrical Characteristics
(Unless otherwise specified, Voltage Referenced to AGND=DGND $=0 \mathrm{~V}, \mathrm{Vcc}=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc | Power supply pin of the logic block | Recommend Operating Voltage Possible Operating Voltage | 2.5 | 3.3 | 3.6 | V |
| Icc | Operating Current |  | -- | 10 | 12 | mA |
| Vсомн | VCOM High Output Voltage |  | 3.5 | 3.9 | 4.3 | V |
| Vсомь | VCOM Low Output Voltage |  | -1.7 | -1.3 | -0.9 | V |
| VCOM | VCOM-AC |  | -- | 5.1 | -- | VP-P |
|  | VCOM-DC |  | -- | 1.3 | -- | V |
| Vor1 | Logic High Output Voltage | I out $=-100 \mu \mathrm{~A}$ | 0.9*Vcc | - | Vcc | V |
| Vol1 | Logic Low Output Voltage | I out $=100 \mu \mathrm{~A}$ | 0 | - | 0.1*Vcc | V |
| $\mathrm{V}_{\mathrm{IH} 1}$ | Logic High Input voltage |  | 0.8*Vcc | - | Vcc | V |
| VIL1 | Logic Low Input voltage |  | 0 | - | 0.2*Vcc | V |
| VGH | Gate driver High Output Voltage |  | - | +15 | - | V |
| VGL | Gate driver Low Output Voltage |  | - | -10 | - | V |

### 6.2 LED Back-light Driving Section

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Remark |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| LED voltage | $\mathrm{V}_{\mathrm{L}}$ | 9.6 | 10.2 | 11.4 | V | $\mathrm{I}_{\mathrm{L}}=40 \mathrm{~mA} \mathrm{Ta}=25^{\circ} \mathrm{C}$ |
| LED current | $\mathrm{I}_{\mathrm{L}}$ | -- | 40 | -- | mA | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |
| LED Dice life time |  | -- | 40000 | -- | Hours |  |



LED A1
LED K1

## 7. BLOCK DIAGRAM



Correspondence between Data and Display Position

| G000 | S0000 S0001 |  | S0002 | S0003 | S0004 | S0005 | S0006 | S0007 | ---------------S958 |  | S959 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | R001 | G001 | B001 | \|R002 | G002 | B002 | R003 | G003 |  | G320 | B320 |
|  |  |  |  |  |  |  |  |  |  |  |  |
| i |  |  |  |  |  |  |  |  |  |  |  |
| G2'39 | R001 | G001 | B001 | R002 | G002 | B002 | R003 | G003 |  | G320 | B320 |

## 8. INPUT / OUTPUT TERMINALS

| Pin <br> No | Symbol | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| 1 | LED K1 | VI | Ground of LED backlight. |
| 2 | LED K2 | VI | Ground of LED backlight. |
| 3 | LED A1 | VI | Power supply of LED backlight. |
| 4 | LED A2 | VI | Power supply of LED backlight. |
| 5 | NC | -- | NO Connection |
| 6 | /REST | 1 | Hardware global reset. Low active. Normally pull high. |
| 7 | NC | -- | NO Connection |
| 8 | Y1/NC | -- | Touch Panel Data Output PIN |
| 9 | X1/NC | -- | Touch Panel Data Output PIN |
| 10 | Y2/NC | -- | Touch Panel Data Output PIN |
| 11 | X2/NC | -- | Touch Panel Data Output PIN |
| 12 | B0 | 1 | Digital data input. B0 is LSB and B7 is MSB <br> 1.If parallel RGB input mode is used, $B X, G X$, and $R X$ indicate $B, G$, and $R$ data in turn. <br> 2.If serial RGB or CCIR601/656 input mode is select, only R0-R7 are used, and others (BX, GX) short to VSS or floating. |
| 13 | B1 | 1 |  |
| 14 | B2 | 1 |  |
| 15 | B3 | 1 |  |
| 16 | B4 | 1 |  |
| 17 | B5 | 1 |  |
| 18 | B6 | 1 |  |
| 19 | B7 | 1 |  |
| 20 | G0 | 1 | Digital data input. G0 is LSB and G7 is MSB <br> 1.If parallel RGB input mode is used, $B X, G X$, and $R X$ indicate $B, G$, and $R$ data in turn. <br> 2.If serial RGB or CCIR601/656 input mode is select, only R0 - R7 are used, and others (BX, GX) short to VSS or floating. |
| 21 | G1 | 1 |  |
| 22 | G2 | 1 |  |
| 23 | G3 | 1 |  |
| 24 | G4 | 1 |  |
| 25 | G5 | 1 |  |
| 26 | G6 | 1 |  |
| 27 | G7 | 1 |  |
| 28 | R0 | 1 | Digital data input. R0 is LSB and R7 is MSB <br> 1.If parallel RGB input mode is used, $B X, G X$, and $R X$ indicate $B, G$, and $R$ data in turn. <br> 2.If serial RGB or CCIR601/656 input mode is select, only R0-R7 are used, and others (BX, GX) short to VSS or floating. |
| 29 | R1 | 1 |  |
| 30 | R2 | 1 |  |
| 31 | R3 | 1 |  |
| 32 | R4 | 1 |  |
| 33 | R5 | 1 |  |
| 34 | R6 | 1 |  |
| 35 | R7 | 1 |  |


| DATA <br> 1MAGE |  |  | Confidential Document |
| :---: | :---: | :---: | :---: |
| 36 | HSYNC | 1 | Line synchronization signal, connect to VDDIO or floating if not used. |
| 37 | VSYNC | 1 | Frame synchronization signal, connect to VDDIO or floating if not used. |
| 38 | DCLK/DOTCLK | 1 | Dot-Clock signal. |
| 39 | NC | -- | NO Connection |
| 40 | NC | -- | NO Connection |
| 41 | VCC | VI | Voltage input pin for I/O logic. |
| 42 | VCC | VI | Voltage input pin for I/O logic. |
| 43 | CSB | I | Serial port Data Enable Signal. Internal pull high, leave it OPEN when not used. |
| 44 | NC | -- | NO Connection |
| 45 | NC | -- | NO Connection |
| 46 | NC | -- | NO Connection |
| 47 | NC | -- | NO Connection |
| 48 | SDO | O | Data Output pin in Serial mode. leave it OPEN when not used. Note1 |
| 49 | SPCLK | 1 | Serial port Clock. Internal pull high, leave it OPEN when not used. |
| 50 | SDI | 1 | Serial port Data input. Internal pull high, leave it OPEN when not used. |
| 51 | NC | -- | NO Connection |
| 52 | DEN | 1 | Input data enable control. |
| 53 | AGND | -- | Analog ground |
| 54 | DGND | -- | Digital ground |

Note1:SDO is not a tri-state output pin. Please don't connect to the other devices.

## 9. AC CHARACTERISTICS

### 9.1 AC Characteristics

(Unless otherwise specified, Voltage Referenced to $\mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{Vcc}=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ )


Figure 9.1-1 Pixel \& tRES timing

| Characteristics | Symbol | Min |  | Typ |  | Max |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 24 bit | 8 bit | 24 bit | 8 bit | 24 bit | 8 bit |  |
| DOTCLK Frequency | fDOTCLK |  |  | 6.5 | 19.5 | 10 | 30 | MHz |
| DOTCLK Period | tDOTCLK | 100 | 33.3 | 154 | 51.3 | - | - | ns |
| Vertical Sync Setup Time | tvsys | 20 | 10 | - | - | - | - | ns |
| Vertical Sync Hold Time | tvsyh | 20 | 10 | - | - | - | - | ns |
| Horizontal Sync Setup Time | thsys | 20 | 10 | - | - | - | - | ns |
| Horizontal Sync Hold Time | thsyh | 20 | 10 | - | - | - | - | ns |
| Phase difference of Sync Signal Falling Edge | thv | 1 |  | - |  | 240 |  | tDOTCLK |
| DOTCLK Low Period | tCKL | 50 | 15 | - | - | - | - | ns |
| DOTCLK High Period | tCKH | 50 | 15 | - | - | - | - | ns |
| Data Setup Time | tds | 12 | 8 | - | - | - | - | ns |
| Data hold Time | tdh | 12 | 8 | - | - | - | - | ns |
| Reset pulse width | tRES | 10 |  | - |  | - |  | us |

Table 9.1-1 Pixel \& tRES timing


Figure 9.1-2 Data transaction timing (SYNC mode)

| Characteristics |  | Symbol | Min |  | Typ |  | Max |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & 24 \\ & \text { bit } \end{aligned}$ | 8 bit | 24 bit | 8 bit | 24 bit | 8 bit |  |
| DOTCLK Frequency |  |  | fDOTCLK | - | - | 6.5 | 19.5 | 10 | 30 | MHz |
| DOTCLK Period |  | tDOTCLK | 100 | 33.3 | 154 | 51.3 | - | - | ns |
| Horizontal Frequency (Line) |  | fH |  |  |  |  |  |  | KHz |
| Vertical Frequency (Refresh) |  | fV |  |  |  |  |  |  | Hz |
| Horizontal Back Porch |  | tHBP | - | - | 68 | 204 | - | - | tDOTCLK |
| Horizontal Front Porch |  | tHFP | - | - | 20 | 60 | - | - | tDOTCLK |
| Horizontal Data Start Point |  | tHBP | - | - | 68 | 204 | - | - | tDOTCLK |
| Horizontal Blanking Period |  | tHBP + tHFP | - | - | 88 | 264 | - | - | tDOTCLK |
| Horizontal Display Area |  | HDISP | - | - | 320 | 960 | - | - | tDOTCLK |
| Horizontal Cycle |  | Hcycle | - | - | 408 | 1224 | 450 | 1350 | tDOTCLK |
| Vertical Back Porch |  | tVBP | - |  | 18 |  | - |  | Lines |
| Vertical Front Porch |  | tVFP | - |  | 4 |  | - |  | Lines |
| Vertical Data Start Point |  | tVBP | - |  | 18 |  | - |  | Lines |
| Vertical Blanking Period |  | tVBP + tVFP | - |  | 22 |  | - |  | Lines |
| VS Pulse width |  | tWV | - |  | 4 |  | - |  | Lines |
| Vertical Display Area | NTSC | VDISP | - |  |  |  | - |  | Lines |
|  | PAL |  |  |  | 280(PAL | $\mathrm{M}=0)$ |  |  |  |
|  |  |  |  |  | 288(PA | $\mathrm{M}=1$ ) |  |  |  |
| Vertical Cycle | NTSC | Vcycle | - |  |  |  | 350 |  | Lines |
|  | PAL |  |  |  | 313 |  |  |  |  |

Table 9.1-2 Data transaction timing in normal operating mode

1MAGE


Figure 9.1-3 Signal timing in DE mode


Figure 9.1-4 CCIR601 horizontal timing


Figure 9.1-5 CCIR601 vertical timing

DATA
IMAGE


Figure 9.1-6 CCIR656 horizontal timing


Figure 9.1-7 CCIR656 vertical timing

DATA
1MAGE

### 9.3 Serial Interface

The SPI is available through the chip select line (CSB), serial transfer clock line (SCK), serial data input (SDI), and serial data output (SDO).

The Driver IC recognizes the start of data transfer at the falling edge of CSB input to initiate the transfer of start byte. It recognizes the end of data transfer at the rising edge of CSB input. The Driver IC is selected when the 6-bit chip address in the start byte transferred from the transmission device and the 6-bit device identification code assigned to the Driver IC are compared and both 6-bit data correspond. The identification code must be 011100. Two different chip addresses must be assigned to the Driver IC because the seventh bit of the start byte is assigned to a register select bit (RS). When $R S=0$, index register write or status read is executed. When the $R S=1$, instruction write. The eighth bit of the start byte is to specify read or write (R/W bit). The data are received when the R/W bit is 0 , and are transmitted when the R/W bit is 1 .

After receiving the start byte, the Driver IC starts to transmit or receive data by byte. The data transmission adopts a format by which the MSB is first transmitted (9th SCK started). All Driver IC instructions consist of 16 bits and they are executed internally after two bytes are transmitted with the MSB first (IB15 to 0---9th ~24th SCK).

| RS | RW | status |
| :---: | :---: | :---: |
| 0 | 0 | Write SPI address |
| 0 | 1 | Read gate line number(Note) |
| 1 | 0 | Write SPI data |
| 1 | 1 | Read SPI data |

Table9.3-1RS \& RW setting


Figure9.3-1 SPI Timing
Under the standard condition, the number of CLK is twenty-four units. After CSB has transmitted twenty-four units of CLK, it has to change into High. When the number of CLK is less than 24 units, the data of SPI can't be downloaded. When the number of CLK is more than 25 units, the data of SPI will download the former data of the 24 units of CLK.


## Second Transmission (Data)

CSB


Note: The example writes " $0 \times 1264 \mathrm{~h}$ " to register R28h.
SPID connected to VSS.

Figure9.3-2 SPI interface Timing Diagram \& W rite SPI Example

- Read SPI

First Transmission (Register)


Second Transmission (Data)


Note: The example Read "0x1264h" from register R28h.

Figure9.3-3 SPI interface Timing Diagram \& Read SPI Example


Figure9.3-4Rising/Falling time

| Characteristics | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Serial Clock Frequency | fclk | - | - | 20 | MHz |
| Serial Clock Cycle Time | tclk | 50 | - | - | ns |
| Clock Low Width | tsl | 25 | - | - | ns |
| Clock High Width | tsh | 25 | - | - | ns |
| Clock Rising Time | trs | - | - | 30 | ns |
| Clock Falling Time | tfl | - | - | 30 | ns |
| Chip Select Setup Time | tcss | 0 | - | - | ns |
| Chip Select Hold Time | tcsh | 10 | - | - | ns |
| Chip Select High Delay Time | tcsd | 20 | - | - | ns |
| Data Setup Time | tds | 5 | - | - | ns |
| Data Hold Time | tdh | 10 | - | - | ns |

Table 9.3-2 SPI timing

DATA
1MAGE
10. COMMAND DESCRIPTION

### 10.1 Command Table

| Reg\# | Register | R/w | R/S | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SR | Status Read | 1 | 0 | L7 | L6 | L5 | L4 | L3 | L2 | L1 | L0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R01h | Driver output control | 0 | 1 | 0 | RL | REV | PINV | BGR | SM | тB | CPE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R02h | LCD driver AC control | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | B/C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R03h | $\begin{aligned} & \hline \text { Power } \\ & \text { control (1) } \\ & \hline \end{aligned}$ | 0 | 1 | DCT3 | DCT2 | DCT1 | DCTO | BTF | BT2 | BT1 | BT0 | DC3 | DC2 | DC1 | DC0 | AP2 | AP1 | APO | 0 |
| R04h | Data and color filter control | 0 | 1 | 0 | 0 | 0 | 0 | 0 | PALM | BLT1 | BLTO | OEA1 | OEAO | SEL2 | SEL1 | SELO | 1 | 1 | 1 |
| R05h | Function control | 0 | 1 | GHN | XDK | GDIS | LPF | DEP | CKP | VSP | HSP | DEO | DIT | 0 | PWM | 0 | FB2 | FB1 | FBO |
| R06h | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| R07h | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ROAh | Contrast/ Brightness control | 0 | 1 | 0 | BR6 | BR5 | BR4 | BR3 | BR2 | BR1 | BR0 | 0 | 0 | 0 | CON4 | CON3 | CON2 | CON1 | CONO |
| ROBh | Frame cycle control | 0 | 1 | NO1 | NOO | SDT1 | SDT0 | 0 | EQ2 | EQ1 | EQ0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| RODh | Power control (3) | 0 | 1 | 0 | VRC2 | VRC1 | VRC0 | 0 | 0 | VDS1 | VDSO | 0 | 0 | VRH5 | VRH4 | VRH3 | VRH2 | VRH1 | VRHO |
| R0Eh | Power control (4) | 0 | 1 | 0 | 0 | 1 | VDV6 | VDV5 | VDV4 | VDV3 | VDV2 | VDV1 | VDV0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ROFh | Gate scan starting Position | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SCN7 | SCN6 | SCN5 | SCN4 | SCN3 | SCN2 | SCN1 | SCNO |
| R16h | $\begin{aligned} & \hline \text { Horizontal } \\ & \text { Porch } \\ & \hline \end{aligned}$ | 0 | 1 | XLIM8 | XLIM7 | XLIM6 | XLIM5 | XLIM4 | XLIM3 | XLIM2 | XLIM1 | XLIM0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R17h | Vertical Porch | 0 | 1 | STH1 | STHO | HBP6 | HBP5 | HBP4 | HBP3 | HBP2 | HBP1 | HBPO | VBP6 | VBP5 | VBP4 | VBP3 | VBP2 | VBP1 | VBPO |
| R1Eh | Power control (5) | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | nOTP | VCM6 | VCM5 | VCM4 | VCM3 | VCM2 | VCM1 | vсмо |
| R27h | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| R28h | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| R29h | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| R2Bh | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| R30h | $\begin{aligned} & \begin{array}{l} y \\ \text { control } \\ (1) \end{array} \\ & \hline \end{aligned}$ | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \text { PKP } \\ & 12 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { PKP } \\ & 11 \end{aligned}$ | $\begin{aligned} & \text { PKP } \\ & 10 \\ & \hline \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \hline \text { PKP } \\ & 02 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PKP } \\ & 01 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { PKP } \\ & 00 \\ & \hline \end{aligned}$ |
| R31h | $\begin{aligned} & \text { y control } \\ & (2) \\ & \hline \end{aligned}$ | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \hline \text { PKP } \\ & 32 \end{aligned}$ | $\begin{aligned} & \hline \text { PKP } \\ & 31 \end{aligned}$ | $\begin{aligned} & \text { PKP } \\ & 30 \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \hline \text { PKP } \\ & 22 \end{aligned}$ | $\begin{aligned} & \hline \text { PKP } \\ & 21 \end{aligned}$ | $\begin{aligned} & \hline \text { PKP } \\ & 20 \end{aligned}$ |
| R32h | $\begin{aligned} & \begin{array}{l} y \\ \text { control } \\ (3) \end{array} \\ & \hline \end{aligned}$ | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \hline \text { PKP } \\ & 52 \end{aligned}$ | $\begin{aligned} & \hline \text { PKP } \\ & 51 \end{aligned}$ | $\begin{aligned} & \text { PKP } \\ & 50 \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \hline \text { PKP } \\ & 42 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PKP } \\ & 41 \end{aligned}$ | $\begin{aligned} & \text { PKP } \\ & 40 \end{aligned}$ |
| R33h | $\begin{aligned} & \begin{array}{l} \gamma \\ \text { (4) control } \\ \hline \end{array} \\ & \hline \end{aligned}$ | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \hline \text { PRP } \\ & 12 \end{aligned}$ | $\begin{aligned} & \hline \text { PRP } \\ & 11 \end{aligned}$ | $\begin{aligned} & \hline \text { PRP } \\ & 10 \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \hline \text { PRP } \\ & 02 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PRP } \\ & 01 \end{aligned}$ | $\begin{aligned} & \text { PRP } \\ & 00 \end{aligned}$ |
| R34h | $\begin{aligned} & \mathrm{y} \text { control } \\ & \text { (5) } \\ & \hline \end{aligned}$ | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \text { PKN } \\ & 12 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PKN } \\ & 11 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { PKN } \\ & 10 \\ & \hline \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \hline \text { PKN } \\ & 02 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PKN } \\ & 01 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PKN } \\ & 00 \end{aligned}$ |
| R35h | $\begin{aligned} & \hline y \text { control } \\ & (6) \end{aligned}$ | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \text { PKN } \\ & 32 \end{aligned}$ | $\begin{aligned} & \text { PKN } \\ & 31 \end{aligned}$ | $\begin{aligned} & \hline \text { PKN } \\ & 30 \\ & \hline \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \hline \text { PKN } \\ & 22 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PKN } \\ & 21 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PKN } \\ & 20 \\ & \hline \end{aligned}$ |
| R36h | $\begin{aligned} & \text { y control } \\ & (7) \\ & \hline \end{aligned}$ | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \hline \text { PKN } \\ & 52 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PKN } \\ & 51 \end{aligned}$ | $\begin{aligned} & \text { PKN } \\ & 50 \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \hline \text { PKN } \\ & 42 \end{aligned}$ | $\begin{aligned} & \text { PKN } \\ & 41 \end{aligned}$ | $\begin{aligned} & \text { PKN } \\ & 40 \end{aligned}$ |
| R37h | $\begin{aligned} & \text { y control } \\ & \text { (8) } \\ & \hline \end{aligned}$ | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \hline \text { PRN } \\ & 12 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PRN } \\ & 11 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PRN } \\ & 10 \\ & \hline \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \hline \text { PRN } \\ & 02 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PRN } \\ & 01 \end{aligned}$ | $\begin{aligned} & \hline \text { PRN } \\ & 00 \\ & \hline \end{aligned}$ |
| R3Ah | $\begin{aligned} & \hline \text { y control } \\ & \text { (9) } \\ & \hline \end{aligned}$ | 0 | 1 | 0 | 0 | 0 | $\begin{aligned} & \hline \text { VRP } \\ & 14 \end{aligned}$ | $\begin{aligned} & \hline \text { VRP } \\ & 13 \end{aligned}$ | $\begin{aligned} & \hline \text { VRP } \\ & 12 \end{aligned}$ | $\begin{aligned} & \hline \text { VRP } \\ & 11 \end{aligned}$ | $\begin{aligned} & \hline \text { VRP } \\ & 10 \end{aligned}$ | 0 | 0 | 0 | 0 | $\begin{aligned} & \hline \text { VRP } \\ & 03 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { VRP } \\ & 02 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { VRP } \\ & 01 \end{aligned}$ | $\begin{aligned} & \hline \text { VRP } \\ & 00 \end{aligned}$ |
| R3Bh | $\begin{aligned} & \mathrm{y} \text { control } \\ & (10) \end{aligned}$ | 0 | 1 | 0 | 0 | 0 | $\begin{aligned} & \hline \text { VRN } \\ & 14 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { VRN } \\ & 13 \end{aligned}$ | $\begin{aligned} & \hline \text { VRN } \\ & 12 \end{aligned}$ | $\begin{aligned} & \hline \text { VRN } \\ & 11 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { VRN } \\ & 10 \end{aligned}$ | 0 | 0 | 0 | 0 | $\begin{aligned} & \text { VRN } \\ & 03 \end{aligned}$ | $\begin{aligned} & \hline \text { VRN } \\ & 02 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { VRN } \\ & 01 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { VRN } \\ & 00 \end{aligned}$ |

Software settings will override hardware pin (eg, BGR bits override BGR pin definition)
Table 10.1-1 Command table
10.2 REGISTER DESCRIPTION

Status Read

| R/W | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | 0 | L7 | L6 | L5 | L4 | L3 | L2 | L1 | L0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 10.2-1 Status read
The status read instruction reads the internal status of the T-con IC.
L7-0: Indicate the driving raster-row position where the liquid crystal display is being driven.
Driver Output Control (R01h)

| R/W | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W | 1 | 0 | R L | REV | PINV | BGR | S M | TB | CPE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 10.2-2 Driver output control
CPE: When CPE=0, Vcim is not shut down, but VGH, VGL, and Vcix2 are shut down.
When CPE=1, internal charge pump Vcim, VGH, VGL, and Vcix2 are enabled.
REV: Displays all character and graphics display sections with reversal when REV =
" 0 ". Since the grayscale level can be reversed, display of the same data is enabled on normally white and normally black panels. Source output level is indicated below.

| REV | RGB data | Source output level |  |
| :---: | :---: | :---: | :---: |
|  |  | VCOM $=$ "H" | VCOM = "L" |
| 0 | 00000 H | V 0 | V 63 |
|  | $:$ | $\vdots$ | $\vdots$ |
|  | $3 F F F F H$ | V 63 | V 0 |
| 1 | 00000 H | V 63 | V 0 |
|  | $:$ | $:$ | $\vdots$ |
|  | $3 F F F F H$ | V 0 | V 63 |

Table 10.2-1 Source output level
PINV: When PINV=0, POL output is same phase with internal VCOM signal. When PINV=1, POL output phase is reversed with VCOM signal.
BGR: Selects the $<R><G><B>$ arrangement. When $B G R=$ " 0 " $<R><G><B>$ color is assigned from S0.When $B G R=" 1 "<B><G><R>$ color is assigned from S0.
SM: Change the division of gate driver. When $\mathrm{SM}=$ " 0 ", odd/even division (interlace mode) is selected. When $S M=$ " 1 ", upper/lower division is selected. Select the division mode according to the mounting method.
TB: Selects the output shift direction of the gate driver. When TB = "1", G0 shifts to G239. When TB $=$ " 0 ", G239 shifts to G0.
RL: Selects the output shift direction of the source driver. When RL= " 1 ", S0 shifts to S959 and $<\mathrm{R}><\mathrm{G}><\mathrm{B}>$ color is assigned from S0. When RL = "0", S959 shifts to $S 0$ and $<R><G><B>$ color is assigned from $S 959$. Set RL bit and BGR bit when changing the dot order of $R, G$ and $B$.

Note: The default setting of register bits REV, BGR, TB and RL are defined by the logic stage of corresponding hardware pins. These bits will override the hardware setting once software command was sent to set the bits.


Figure 10.2-3 Scan direction \& Display

DATA
1MAGE
LCD-Driving-Waveform Control (R02h)

| R/W | RS | IB 15 | IB 14 | IB 13 | IB 12 | IB 11 | IB 10 | IB 9 | IB 8 | IB 7 | IB 6 | IB 5 | IB 4 | IB 3 | IB 2 | IB 1 | IB 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | $\mathrm{~B} / \mathrm{C}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 10.2-4 LCD-driving-waveform control
$B / C$ : When $B / C=0$, frame inversion of the LCD driving signal is enabled. When $B / C=$ 1, line inversion waveform is generated

Power control 1 (R03h)

| R/W | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W | 1 | DCT | DCT | DCT | DCT | BTF | BT 2 | BT 1 | BT 0 | DC 3 | DC 2 | DC 1 | DC 0 | AP 2 | AP 1 | AP 0 | 0 |

Figure 10.2-5 Power control 1
DCT3-0: Set the step-up cycle of the step-up circuit for 8-color mode (CM = VCC). When the cycle is accelerated, the Vcim and Vcix2 driving ability of the step-up circuit increase, but their current consumption increase, too. Adjust the cycle taking into account the display quality and power consumption. VGH and VGL are always fixed at the step-up cycle of Fline $x 0.5$.

| DCT3 | DCT2 | DCT1 | DCT0 | Step-up cycle |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Fline $\times 14$ |
| 0 | 0 | 0 | 1 | Fline $\times 12$ |
| 0 | 0 | 1 | 0 | Fline $\times 10$ |
| 0 | 0 | 1 | 1 | Fline $\times 8$ |
| 0 | 1 | 0 | 0 | Fline $\times 7$ |
| 0 | 1 | 0 | 1 | Fline $\times 6$ |
| 0 | 1 | 1 | 0 | Fline $\times 5$ |
| 0 | 1 | 1 | 1 | Fline $\times 4$ |
| 1 | 0 | 0 | 0 | Fline $\times 3$ |
| 1 | 0 | 0 | 1 | Fline $\times 2$ |
| 1 | 0 | 1 | 0 | Fline $\times 1$ |
| 1 | 0 | 1 | 1 | Fline $\times 0.5$ |
| 1 | 1 | 0 | 0 | Fline $\times 0.25$ |
| 1 | 1 | 0 | 1 | Reserved |
| 1 | 1 | 1 | 0 | Reserved |
| 1 | 1 | 1 | 1 | Reserved |

Fline = horizontal frequency (Fline Typ. 15KHz)
Table10.2-2 Step-up cycle
BT2-0 \& BTF: Control the step-up factor of the step-up circuit. Adjust the step-up factor according to the power supply voltage to be used.

| BTF | BT2 | BT1 | BT0 | VGH output | VGL output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | VCIX2 X 3 | -(VCIX2 X 3) + VCC |
| 0 | 0 | 0 | 1 | VCIX2 X 3 | -(VCIX2 X 2) |
| 0 | 0 | 1 | 0 | VCIX2 X 3 | -(VCIX2 X 3) |
| 0 | 0 | 1 | 1 | VCIX2 X 2 + VCC | -(VCIX2 X 2) -VCC |
| 0 | 1 | 0 | 0 | VCIX2 X 2 + VCC | -(VCIX2 X 2) |
| 0 | 1 | 0 | 1 | VCIX2 X 2 + VCC | -(VCIX2 X 2) + VCC |
| 0 | 1 | 1 | 0 | VCIX2 X 2 | -(VCIX2 X 2) |
| 1 | 1 | 1 | 1 | VCIX2 X 2 | -(VCIX2 X 2) + VCC |
| 1 | X | X | X | VCIX2 X 3 | -VCIX2 |

Table 10.2-3 VGH and VGL booster ratio

DATA
1MAGE
DC3-0: Set the step-up cycle of the step-up circuit for $262 k$-color mode (CM = DGND). When the cycle is accelerated, the Vcim and Vcix2 driving ability of the step-up circuit increase, but their current consumption increase, too. Adjust the cycle taking into account the display quality and power consumption. VGH and VGL are always fixed at the step-up cycle of Fline $\times 0.5$.

| DC3 | DC2 | DC1 | DC0 | Step-up cycle |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Fline $\times 14$ |
| 0 | 0 | 0 | 1 | Fline $\times 12$ |
| 0 | 0 | 1 | 0 | Fline $\times 10$ |
| 0 | 0 | 1 | 1 | Fline $\times 8$ |
| 0 | 1 | 0 | 0 | Fline $\times 7$ |
| 0 | 1 | 0 | 1 | Fline $\times 6$ |
| 0 | 1 | 1 | 0 | Fline $\times 5$ |
| 0 | 1 | 1 | 1 | Fline $\times 4$ |
| 1 | 0 | 0 | 0 | Fline $\times 3$ |
| 1 | 0 | 0 | 1 | Fline 2 |
| 1 | 0 | 1 | 0 | Fline $\times 1$ |
| 1 | 0 | 1 | 1 | Fline $\times 0.5$ |
| 1 | 1 | 0 | 0 | Fline $\times 0.25$ |
| 1 | 1 | 0 | 1 | Reserved |
| 1 | 1 | 1 | 0 | Reserved |
| 1 | 1 | 1 | 1 | Reserved |

Fline = horizontal frequency (Fline Typ. 15KHz)
Table 10.2-4 Step-up cycle
AP2-0: Adjust the amount of current from the stable-current source in the internal operational amplifier circuit. When the amount of current becomes large, the driving ability of the operational-amplifier circuits increase. Adjust the current taking into account the power consumption. During times when there is no display, such as when the system is in a sleep mode, set AP2-0 = "000" to halt the operational amplifier circuit and the step-up circuits to educe current consumption.

| AP2 | AP1 | AP0 | Op-amp power |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Least |
| 0 | 0 | 1 | Small |
| 0 | 1 | 0 | Small to medium |
| 0 | 1 | 1 | Medium |
| 1 | 0 | 0 | Medium to large |
| 1 | 0 | 1 | Large |
| 1 | 1 | 0 | Large to Maximum |
| 1 | 1 | 1 | Maximum |

Table 10.2-5 Op-amp power

DATA
1MAGE

## Input Data and Color Filter Control (R04h)

| R/W | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W | 1 | 0 | 0 | 0 | 0 | 0 | PALM | BLT1 | BLT0 | OEA1 | OEA0 | SEL2 | SEL1 | SEL0 | 1 | 1 | 1 |

Figure 10.2-6 Input data and color filter control
SEL2-0: Define the input interface mode.

| SEL2 | SEL1 | SEL0 | Format | Operating Frequency |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Parallel-RGB data format | 6.5 MHz |
| 0 | 0 | 1 | Serial-RGB data format | 19.5 MHz |
| 0 | 1 | 0 | CCIR 656 data format (640RGB) | 24.54 MHz |
| 0 | 1 | 1 | CCIR 656 data format (720RGB) | 27 MHz |
| 1 | 0 | 0 | YUV mode A data format (Cr-Y-Cb-Y) | 24.54 MHz |
| 1 | 0 | 1 | YUV mode A data format (Cr-Y-Cb-Y) | 27 MHz |
| 1 | 1 | 0 | YUV mode B data format (Cb-Y-Cr-Y) | 27 MHz |
| 1 | 1 | 1 | YUV mode B data format (Cb-Y-Cr-Y) | 24.54 MHz |


| Input format | DOTCLK Freq (MHz) | Display Data | Active Area (DOTCLK) |
| :--- | :---: | :---: | :---: |
| YUV mode | 24.54 | 640 | 1280 |
|  | 27 | 720 | 1440 |

Table10.2-6 Interface type
OEA1-0: Odd/Even filed advanced function.

| OEA1 | OEAO |  |
| :---: | :---: | :--- |
| 0 | 0 | Display Start @ VBP delay for Odd field and @ VBP-1 for Even field. |
| 0 | 1 | Display Start @ VBP delay for Odd field and @ VBP for Even field. |
| 1 | 0 | Display Start @ VBP delay for Odd field and @ VBP+1 for Even field. |
| 1 | 1 | No use |

Table10.2-7 Odd/Even filed advanced function.
BLT[1:0]: Set the initial power on black image insertion time.
00: 10 fields
01: 20 fields
10: 40 fields
11: 80 fields
PALM: Set the input data line number in PAL mode
0: 280 lines
1: 288 lines

Function Control (R05h)

| R/W | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W | 1 | GHN | XDK | GDIS | LPF | DEP | CKP | VSP | HSP | DEO | DIT | 0 | PWM | 0 | FB2 | FB1 | FB0 |

Figure 10.2-7 Function control
FB2-0: Set PWM feedback level adjustment.
000: 0.4V
001: 0.45V
010: 0.5V
011: 0.55V
100: 0.6V
101: 0.65 V
110: 0.7V
111: 0.75 V
PWM: When PWM $=0$, PWM function is disabled. When $P W M=1, ~ P W M$ function is enabled.
DIT: When DIT=0, dithering function is turned off. When DIT=1, dithering function is enabled.
DEO: When DEO $=0$, VSYNC/HSYNC are also needed in DE mode. Under this condition, vertical back porch is defined by VBP[6:0] and the horizontal first valid data is defined by DE signal. When DEO $=1$, only DEN signal is needed in DE mode.
HSP: When HSP=0, HSYNC is negative polarity. When HSP=1, HSYNC is positive polarity.
VSP: When VSP=0, VSYNC is negative polarity. When VSP=1, VSYNC is positive polarity.
CKP: When CKP=0, data is latched in DCLK falling edge. When CKP=1, data is latched by DCLK rising edge.
DEP: When $D E P=0$, $D E N$ is negative polarity active. When $D E P=1$, $D E N$ is positive polarity active.
LPF: When LPF=0, the low pass filter function in YUV mode is disabled. When LPF=1, the low pass filter function is YUV mode is enabled.
GDIS: When GDIS=0, VGL has no discharge path to AGND in standby mode. When
GDIS=1, VGL will discharge to AGND in standby mode.
XDK: When $\mathrm{XDK}=0, \mathrm{VCIX} 2$ is 2 stage pumping from VCC . $(\mathrm{VCIX} 2=3 \times \mathrm{VCC}$ ) When $\mathrm{XDK}=1, \mathrm{VCIX} 2$ is 2 phase pumping from VCC. (VCIX2=2 $\times \mathrm{VCI}$ )
GHN: When $G H N=0$, all gate outputs are forced to $V G H$. When $G H N=1$, gate driver is normal operation.

DATA
IMAGE
Contrast/Brightness Control (R0Ah)

| R/W | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W | 1 | 0 | BR6 | BR5 | BR4 | BR3 | BR2 | BR1 | BR0 | 0 | 0 | 0 | CON4 | CON3 | CON2 | CON1 | CON0 |

Figure 10.2-8 Contrast/Brightness control
CON4-0: Display Contrast level adjustment. (0.125/step) Adjust range from 00h (level $=0$ ) to 1Fh (level = 3.875). Default value is 08h (level = 1).
BR6-0: Display Brightness level adjustment. (2/step) Adjust range from 00h(level $=-128$ ) to $7 \mathrm{Fh}($ level $=+126)$. Default value is $40 \mathrm{~h}($ level $=0)$.

Frame Cycle Control (R0Bh)

| R/W | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W | 1 | NO1 | NO0 | SDT1 | SDT0 | 0 | EQ2 | EQ1 | EQ0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 10.2-9 Frame cycle control
NO1-0: Sets amount of non-overlap of the gate output.

| NO1 | NO0 | Amount of non-overlap |
| :---: | :---: | :---: |
| 0 | 0 | 1.5 us |
| 0 | 1 | 3 us |
| 1 | 0 | 4.5 us |
| 1 | 1 | 6 us |



Figure 10.2-10 NO timing diagram
SDT1-0: Set delay amount from the gate output signal falling edge to the source outputs.

| SDT1 | SDT0 | Delay amount of the source <br> output |
| :---: | :---: | :---: |
| 0 | 0 | 1 us |
| 0 | 1 | 3 us |
| 1 | 0 | 5 us |
| 1 | 1 | 7 us |

Table 10.2-8 Delay amount of the source output
EQ2-0: Sets the equalizing period.

| EQ2 | EQ1 | EQ0 | EQ period |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | No EQ |
| 0 | 0 | 1 | 3 us |
| 0 | 1 | 0 | 4 us |
| 0 | 1 | 1 | 5 us |
| 1 | 0 | 0 | 6 us |
| 1 | 0 | 1 | 7 us |
| 1 | 1 | 0 | 8 us |
| 1 | 1 | 1 | 9 us |

Table 10.2-9 EQ period


Figure 10.2-11 EQ timing diagram
Power Control 2 (R0Dh)

| R/W | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W | 1 | 0 | VRC2 | VRC1 | VRC0 | 0 | 0 | VDS1 | VDS0 | 0 | 0 | VRH5 | VRH4 | VRH3 | VRH2 | VRH1 | VRH0 |

Figure 10.2-12 Power control 2
VRC[2:0]: set the VCIX2 charge pump voltage clamp.
VRC[2:0]=000, 5.1V
VRC[2:0]=001, 5.3V
VRC[2:0]=010, 5.5 V
VRC[2:0]=011, 5.7V
VRC[2:0]=100, 5.9V
VRC[2:0]=101, reserved
VRC[2:0]=110, reserved
VRC[2:0]=111, reserved
VDS[1:0]: set the VDD regulator voltage if pin "REGVDD" is set to VDDIO.
$\operatorname{VDS}[1: 0]=00,1.8 \mathrm{~V}$
$\operatorname{VDS}[1: 0]=01,2 \mathrm{~V}$
$\operatorname{VDS}[1: 0]=10,2.2 \mathrm{~V}$
VDS[1:0]=11, 2.5 V
VRH5-0: Set amplitude magnification of VLCD63. These bits amplify the VLCD63 voltage 2.464 to 4.456 times the Vref voltage set by VRH5-0.

DATA
1MAGE
Confidential Document

| VRH5 | VRH4 | VRH3 | VRH2 | VRH1 | VRHO | VLCD63Voltage | VRH5 | VRH4 | VRH3 | VRH2 | VRH1 | VRHO | VLCD63Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | Vref $\times 2.456$ | 1 | 0 | 0 | 0 | 0 | 0 | Vref x 3.480 |
| 0 | 0 | 0 | 0 | 0 | 1 | Vref $\times 2.488$ | 1 | 0 | 0 | 0 | 0 | 1 | Vref x 3.512 |
| 0 | 0 | 0 | 0 |  | 0 | Vref $\times 2.520$ | 1 | 0 | 0 | 0 | 1 | 0 | Vref $\times 3.544$ |
| 0 | 0 | 0 | 0 | 1 | 1 | Vref $\times 2.552$ | 1 | 0 | 0 | 0 | 1 | 1 | Vref $\times 3.576$ |
| 0 | 0 | 0 | 1 | 0 | 0 | Vref $\times 2.584$ | 1 | 0 | 0 | 1 | 0 | 0 | Vref $\times 3.608$ |
| 0 | 0 | 0 | 1 | 0 | 1 | Vref $\times 2.616$ | 1 | 0 | 0 | 1 | 0 | 1 | Vref $\times 3.640$ |
| 0 | 0 | 0 | 1 | 1 | 0 | Vref $\times 2.648$ | 1 | 0 | 0 | 1 | 1 | 0 | Vref $\times 3.672$ |
| 0 | 0 | 0 | 1 | 1 | 1 | Vref $\times 2.680$ | 1 | 0 | 0 | 1 | 1 | 1 | Vref $\times 3.704$ |
| 0 | 0 | 1 | 0 | 0 | 0 | Vref $\times 2.712$ | 1 | 0 | 1 | 0 | 0 | 0 | Vref $\times 3.736$ |
| 0 | 0 | 1 | 0 | 0 | 1 | Vref $\times 2.744$ | 1 | 0 | 1 | 0 | 0 | 1 | Vref $\times 3.768$ |
| 0 | 0 | 1 | 0 | 1 | 0 | Vref $\times 2.776$ | 1 | 0 | 1 | 0 | 1 | 0 | Vref $\times 3.800$ |
| 0 | 0 | 1 | 0 | 1 | 1 | Vref $\times 2.808$ | 1 | 0 | 1 | 0 | 1 | 1 | Vref $\times 3.832$ |
| 0 | 0 | 1 | 1 | 0 | 0 | Vref $\times 2.840$ | 1 | 0 | 1 | 1 | 0 | 0 | Vref x 3.864 |
| 0 | 0 | 1 | 1 | 0 | 1 | Vref $\times 2.872$ | 1 | 0 | 1 | 1 | 0 | 1 | Vref $\times 3.896$ |
| 0 | 0 | 1 | 1 | 1 | 0 | Vref $\times 2.904$ | 1 | 0 | 1 | 1 | 1 | 0 | Vref x 3.928 |
| 0 | 0 | 1 | 1 | 1 | 1 | Vref $\times 2.936$ | 1 | 0 | 1 | 1 | 1 | 1 | Vref $\times 3.960$ |
| 0 | 1 | 0 | 0 | 0 | 0 | Vref $\times 2.968$ | 1 | 1 | 0 | 0 | 0 | 0 | Vref $\times 3.992$ |
| 0 | 1 | 0 | 0 | 0 | 1 | Vref $\times 3.000$ | 1 | 1 | 0 | 0 | 0 | 1 | Vref $\times 4.024$ |
| 0 | 1 | 0 | 0 | 1 | 0 | Vref $\times 3.032$ | 1 | 1 | 0 | 0 | 1 | 0 | Vref $\times 4.056$ |
| 0 | 1 | 0 | 0 | 1 | 1 | Vref $\times 3.064$ | 1 | 1 | 0 | 0 | 1 | 1 | Vref $\times 4.088$ |
| 0 | 1 | 0 | 1 | 0 | 0 | Vref x 3.096 | 1 | 1 | 0 | 1 | 0 | 0 | Vref $\times 4.120$ |
| 0 | 1 | 0 | 1 | 0 | 1 | Vref $\times 3.128$ | 1 | 1 | 0 | 1 | 0 | 1 | Vref $\times 4.152$ |
| 0 | 1 | 0 | 1 | 1 | 0 | Vref $\times 3.160$ | 1 | 1 | 0 | 1 | 1 | 0 | Vref $\times 4.184$ |
| 0 | 1 | 0 | 1 | 1 | 1 | Vref $\times 3.192$ | 1 | 1 | 0 | 1 | 1 | 1 | Vref $\times 4.216$ |
| 0 | 1 | 1 | 0 | 0 | 0 | Vref $\times 3.224$ | 1 | 1 | 1 | 0 | 0 | 0 | Vref $\times 4.248$ |
| 0 | 1 | 1 | 0 | 0 | 1 | Vref $\times 3.256$ | 1 | 1 | 1 | 0 | 0 | 1 | Vref $\times 4.280$ |
| 0 | 1 | 1 | 0 | 1 | 0 | Vref $\times 3.288$ | 1 | 1 | 1 | 0 | 1 | 0 | Vref $\times 4.312$ |
| 0 | 1 | 1 | 0 | 1 | 1 | Vref $\times 3.320$ | 1 | 1 | 1 | 0 | 1 | 1 | Vref $\times 4.344$ |
| 0 | 1 | 1 | 1 | 0 | 0 | Vref $\times 3.352$ | 1 | 1 | 1 | 1 | 0 | 0 | Vref $\times 4.376$ |
| 0 | 1 | 1 | 1 | 0 | 1 | Vref $\times 3.384$ | 1 | 1 | 1 | 1 | 0 | 1 | Vref $\times 4.408$ |
| 0 | 1 | 1 | 1 | 1 | 0 | Vref $\times 3.416$ | 1 | 1 | 1 | 1 | 1 | 0 | Vref $\times 4.440$ |
| 0 | 1 | 1 | 1 | 1 | 1 | Vref $\times 3.448$ | 1 | 1 | 1 | 1 | 1 | 1 | Vref $\times 4.472$ |

*Vref is the internal reference voltage equals to 1.25 V .
Table 10.2-10 VLCD63 voltage

DATA
IMAGE
Power Control 3 (R0Eh)

| R/W | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W | 1 | 0 | 0 | 1 | VDV6 | VDV5 | VDV4 | VDV3 | VDV2 | VDV1 | VDV0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 10.2-13 Power control 3
VDV6-0: Set the alternating amplitudes of VCOM at the VCOM alternating drive. These bits amplify VCOM amplitude 0.6 to 1.2525 times the VLCD63 voltage. When VCOMG = " 0 ", the settings become invalid. External voltage at VCOMR is referenced when VDV = "01111xx".

| VDV6 | VDV5 | VDV4 | VDV3 | VDV2 | VDV1 | VDV0 | VCOM Amplitude |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | VLCD63 $\times 0.6000$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | VLCD63 $\times 0.6075$ |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | VLCD63 $\times 0.6150$ |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | VLCD63 $\times 0.6225$ |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | VLCD63 $\times 0.6300$ |
|  |  |  | : |  |  |  | $\text { Step }=0.0075$ |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | VLCD63 $\times 1.0350$ |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | VLCD63 $\times 1.0425$ |
|  |  |  |  |  |  |  | Reference from |
| 0 | 1 | 1 | 1 | 1 | * | * | external voltage (VCOMR) |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | VLCD63 $\times 1.0500$ |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | VLCD63 $\times 1.0575$ |
|  |  |  | : |  |  |  | $\text { Step }=0.0075$ |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | VLCD63 $\times 1.2450$ |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | VLCD63 $\times 1.2525$ |
| 1 | 0 | 1 | 1 | 1 | * | * | Reserved |
| 1 | 1 | * | * | * | * | * | Reserved |

Table 10.2-11 VCOM amplitude
Gate Scan Position (R0Fh)

| R/W | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SCN7 | SCN6 | SCN5 | SCN4 | SCN3 | SCN2 | SCN1 | SCN0 |

Figure 10.2-14 Gate scan position
SCN8-0: Set the scanning starting position of the gate driver.


Figure 10.2-15 Gate scan display position

DATA
1MAGE

| R/W | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W | 1 | XLIM8 | XLIM7 | XLIM6 | XLIM5 | XLIM4 | XLIM3 | XLIM2 | XLIM1 | XLIM0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 10.2-16 Horizontal Porch
XLIM8-0: Set the number of valid pixel per line.

| XLIM8 | XLIM7 | XLIM6 | XLIM5 | XLIM4 | XLIM3 | XLIM2 | XLIM1 | XLIM0 | No. of pixel per line |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 2 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 3 |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | $:$ |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 319 |
| 1 | 0 | 1 | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | 320 |
| 1 | 1 | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | Reserved |

Table 10.2-12 No. of pixel per line
Vertical Porch (R17h)

| R/W | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W | 1 | STH1 | STH0 | HBP6 | HBP5 | HBP4 | HBP3 | HBP2 | HBP1 | HBP0 | VBP6 | VBP5 | VBP4 | VBP3 | VBP2 | VBP1 |
| VBP0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Figure 10.2-17 Vertical porch
HBP6-0: Set the delay period from falling edge of HSYNC signal to first valid data. The pixel data exceed the range set by XLIM8-0 and before the first valid data will be treated as dummy data. The setting is only effective in SYNC mode timing.

| HBP6 | HBP5 | HBP4 | HBP3 | HBP2 | HBP1 | HBPO | No. of clock cycle |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | Parallel | Serial | YUV |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | Can't set |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | Can't set |  |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | Can't set |  |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | Can't set |  |  |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | Can't set |  |  |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | Can't set |  |  |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | Can't set |  |  |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | Can't set |  |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | Can't set |  |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 9 | 27 | 36 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 10 | 30 | 40 |
|  |  |  |  |  |  |  | $\text { Step = } 1$ | $\text { Step }=3$ | $\text { Step }=4$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 126 | 378 | 504 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 127 | 381 | 508 |

Table 10.2-13 No. of clock cycle of clock


Figure 10.2-18 No. of clock cycle of clock
STH1-0: Adjust the first valid data by dot clock. This setting is not valid in parallel RGB input interface. STH = 00: +0 dot clock
STH = 01: +1 dot clock
STH = 10: +2 dot clock
STH = 11: +3 dot clock
VBP6-0: Set the delay period from falling edge of VSYNC to first valid line. The line data within this delay period will be treated as dummy line. The setting is only effective in SYNC mode timing.

| VBP6 | VBP5 | VBP4 | VBP3 | VBP2 | VBP1 | VBPO | No. of clock cycle of HSYNC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | Can't set |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | Can't set |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 3 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 4 |
|  |  |  | : |  |  |  | $\text { Step = } 1$ |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 124 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 125 |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 126 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 127 |

Table 10.2-14 No. of clock cycle of HSYNC


Figure 10.2-19 No. of clock cycle of HSYNC
Power Control 4 (R1Eh)

| R/W | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | IOTP | VCM6 | VCM5 | VCM4 | VCM3 | VCM2 | VCM1 | VCM0 |

Figure 10.2-20 Power control 4
nOTP: nOTP equals to "0" after power on reset and VCOMH voltage equals to programmed OTP value. When nOTP set to " 1 ", setting of VCM6-0 becomes valid and voltage of VCOMH can be adjusted.
VCM6-0: Set the VCOMH voltage if nOTP = " 1 ". These bits amplify the VCOMH voltage 0.36 to 0.995 times the VLCD63 voltage.

| VCM6 | VCM5 | VCM4 | VCM3 | VCM2 | VCM1 | VCM0 | VCOMH |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | VLCD63 $\times 0.360$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | VLCD63 $\times 0.365$ |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | VLCD63 $\times 0.370$ |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | VLCD63 $\times 0.375$ |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | VLCD63 $\times 0.380$ |
|  |  |  |  |  |  | : | $\text { Step }=0.005$ |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | VLCD63 $\times 0.980$ |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | VLCD63 $\times 0.985$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | VLCD63 $\times 0.990$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | VLCD63 0.995 |

Note: 2V < Vсомн < V <cd63
Table10.2-15 VCOMH
Gamma Control 1 (R30h to R37h)

| R/W | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W | 1 | 0 | 0 | 0 | 0 | 0 | PKP1 | PKP1 | PKP1 | 0 | 0 | 0 | 0 | 0 | PKP0 | PKP0 | PKP0 |
| W | 1 | 0 | 0 | 0 | 0 | 0 | PKP3 | PKP3 | PKP3 | 0 | 0 | 0 | 0 | 0 | PKP2 | PKP2 | PKP2 |
| W | 1 | 0 | 0 | 0 | 0 | 0 | PKP5 | PKP5 | PKP5 | 0 | 0 | 0 | 0 | 0 | PKP4 | PKP4 | PKP44 |
| W | 1 | 0 | 0 | 0 | 0 | 0 | PRP1 | PRP1 | PRP1 | 0 | 0 | 0 | 0 | 0 | PRP0 | PRP0 | PRP0 |
| W | 1 | 0 | 0 | 0 | 0 | 0 | PKN1 | PKN1 | PKN1 | 0 | 0 | 0 | 0 | 0 | PKN0 | PKN0 | PKN0 |
| W | 1 | 0 | 0 | 0 | 0 | 0 | PKN3 | PKN3 | PKN3 | 0 | 0 | 0 | 0 | 0 | PKN2 | PKN2 | PKN2 |
| W | 1 | 0 | 0 | 0 | 0 | 0 | PKN5 | PKN5 | PKN5 | 0 | 0 | 0 | 0 | 0 | PKN4 | PKN4 | PKN4 |
| W | 1 | 0 | 0 | 0 | 0 | 0 | PRN1 | PRN1 | PRN1 | 0 | 0 | 0 | 0 | 0 | PRN0 | PRN0 | PRN0 |

Figure 10.2-21 Gamma control 1
PKP52-00: Gamma micro adjustment registers for the positive polarity output.
PRP12-00: Gradient adjustment registers for the positive polarity output.
PKN52-00: Gamma micro adjustment registers for the negative polarity output.
PRN12-00: Gradient adjustment registers for the negative polarity output.

DATA
1MAGE

## Gamma Control 2 (R3Ah to R3Bh)

| R/W | RS | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB8 | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W | 1 | 0 | 0 | 0 | VRP14 | VRP13 | VRP12 | VRP11 | VRP10 | 0 | 0 | 0 | 0 | VRP03 | VRP02 | VRP01 | VRP00 |
| W | 1 | 0 | 0 | 0 | VRN14 | VRN13 | VRN12 | VRN11 | VRN10 | 0 | 0 | 0 | 0 | VRN03 | VRN02 | VRN01 | VRN00 |

Figure 10.2-23 Gamma control 2
VRP14-00: Adjustment registers for amplification adjustment of the positive polarity output.
VRN14-00: Adjustment registers for the amplification adjustment of the negative polarity output. (Refer to Gamma Adjustment Function for details)

DATA
IMAGE
10.3 SPI Setting Code


Note: (1) X means the bit is refer to the logic stage of the corresponding hardware pin.
(2) The default values of the VSP , OEA, HBP, VBP are automatically set by SEL.

| Default Value auto setting |  |  | VSP | OEA[1:0] | HBP[6:0] | VBP[6:0] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEL[2:0] = 000 | NTSC |  | 0 | 01 | 1000100 | 0010010 |
|  | PAL | PALM $=0$ | 0 | 01 | 1000100 | 0010010 |
|  |  | PALM $=1$ |  |  |  | 0010010 |
| SEL[2:0] = 001 | NTSC |  | 0 | 01 | 1000100 | 0010010 |
|  | PAL | PALM $=0$ | 0 | 01 | 1000100 | 0010010 |
|  |  | PALM $=1$ |  |  |  | 0010010 |
| SEL[2:0] = 010 | NTSC |  | 0 | 01 | 1000101 | 0010110 |
|  | PAL | PALM $=0$ | 0 | 10 | 1000101 | 0011100 |
|  |  | PALM $=1$ |  |  |  | 0011000 |
| SEL[2:0] = 011 | NTSC |  | 0 | 01 | 1000100 | 0010110 |
|  | PAL | PALM $=0$ | 0 | 10 | 1000111 | 0011100 |
|  |  | PALM $=1$ |  |  |  | 0011000 |
| SEL[2:0] = 100 | NTSC |  | 1 | 10 | 1000110 | 0010001 |
|  | PAL | PALM $=0$ | 1 | 10 | 1000110 | 0011000 |
|  |  | PALM $=1$ |  |  |  | 0010100 |
| SEL[2:0] = 101 | NTSC |  | 1 | 10 | 1000101 | 0010001 |
|  | PAL | PALM $=0$ | 1 | 10 | 1001000 | 0011000 |
|  |  | PALM $=1$ |  |  |  | 0010100 |
| SEL[2:0] = 110 | NTSC |  | 1 | 10 | 1000101 | 0010001 |
|  | PAL | PALM $=0$ | 1 | 10 | 1001000 | 0011000 |
|  |  | PALM $=1$ |  |  |  | 0010100 |
| SEL[2:0] = 111 | NTSC |  | 1 | 10 | 1000110 | 0010001 |
|  | PAL | PALM $=0$ | 1 | 10 | 1000110 | 0011000 |
|  |  | PALM $=1$ |  |  |  | 0010100 |

Table 10.3-1Registers Default Value

DATA
IMAGE

## 11. GAMMA ADJUSTMENT FUNCTION

The IC incorporates gamma adjustment function for the 262K-color display. Gamma adjustment is implemented by deciding the 8-grayscale levels with angle adjustment and micro adjustment register. Also, angle adjustment and micro adjustment is fixed for each of the internal positive and negative polarity. Set up by the liquid crystal panel's specification.


Figure 11-1 Grayscale control block
11.1 Structure of Grayscale Amplifier

Below figure indicates the structure of the grayscale amplifier. It determines 8 levels (VIN0-VIN7) by the gradient adjuster and the micro adjustment register. Also, dividing these levels with ladder resistors generates V0 to V63.


Figure 11.1-1 Grayscale amplifier


Figure 11.1-2 Resistor Ladder for Gamma Voltages Generation

## Confidential Document

### 11.2 Gamma Adjustment Register

This block is the register to set up the grayscale voltage adjusting to the gamma specification of the LCD panel. This register can independent set up to positive/negative polarities and there are three types of register groups to adjust gradient, amplitude, and micro-adjustment on number of the grayscale, characteristics of the grayscale voltage. (Using the same setting for Reference-value and R.G.B.) following graphics indicates the operation of each adjusting register.


Figure 11.2-1 Gamma adjustment function

### 11.2.1 Gradient adjusting register

The gradient-adjusting resistor is to adjust around middle gradient, specification of the grayscale number and the grayscale voltage without changing the dynamic range. To accomplish the adjustment, it controls the variable resistors in the middle of the ladder resistor by registers ( $\operatorname{PRP}(\mathrm{N}) 0 / \operatorname{PRP}(\mathrm{N}) 1)$ for the grayscale voltage generator. Also, there is an independent resistor on the positive/negative polarities in order for corresponding to asymmetry drive.

### 11.2.2 Amplitude adjusting register

The amplitude-adjusting resistor is to adjust amplitude of the grayscale voltage. To accomplish the adjustment, it controls the variable resistors in the boundary of the ladder resistor by registers (VRP(N)0 $/ \operatorname{VRP}(\mathrm{N}) 1$ ) for the grayscale voltage generator. Also, there is an independent resistor on the positive/negative polarities as well as the gradient-adjusting resistor.

### 11.2.3 Micro adjusting register

The micro-adjusting register is to make subtle adjustment of the grayscale voltage level. To accomplish the adjustment, it controls each reference voltage level by the 8 to 1 selector towards the 8 -level reference voltage generated from the ladder resistor. Also, there is an independent resistor on the positive/negative polarities as well as other adjusting resistors.

### 11.3 Ladder Resistor / 8 to 1 selector

This block outputs the reference voltage of the grayscale voltage. There are two ladder resistors including the variable resistor and the 8 to 1 selector selecting voltage generated by the ladder resistor. The gamma registers control the variable resistors and 8 to 1 selector resistors. Also, there has pin (EXVR) that can be connected to VSS or an external variable resistor for compensating the dispersion of length between one panel to another.

## Variable Resistor

There are 3 types of the variable resistors that are for the gradient and amplitude adjustment. The resistance is set by the resistor $(\operatorname{PRP}(\mathrm{N}) 0 / \mathrm{PRP}(\mathrm{N}) 1)$ and $(\mathrm{VRP}(\mathrm{N}) 0 / \mathrm{VRP}(\mathrm{N}) 1)$ as below.

| PRP(N)[0:1] | Resistance |
| :---: | :---: |
| 000 | $0 R$ |
| 001 | $4 R$ |
| 010 | $8 R$ |
| 011 | $12 R$ |
| 100 | $16 R$ |
| 101 | 20 R |
| 110 | 24 R |
| 111 | 28 R |

Table 11.2-1 PRP(N)

| VRP(N)0 | Resistance |
| :---: | :---: |
| 0000 | OR |
| 0001 | $2 R$ |
| 0010 | $4 R$ |
| Step  <br> St  <br>   <br>   <br> 1110  |  |
| 1111 | 28R |

Table 11.2-2 VRP(N)0

| VRP(N)1 | Resistance |
| :---: | :---: |
| 0000 | 0R |
| 0001 | 1R |
| 0010 | $2 R$ |
| Step  <br>   <br>   <br>   <br>   <br>   <br> 1110  |  |
| 1111 | 28R |

Table 11.2-3 VRP(N)1

## 8 to 1 Selector

In the 8 to 1 selector, a reference voltage VIN can be selected from the levels which are generated by the ladder resistors. There are six types of reference voltage (VIN1 to VIN6) and totally 48 divided voltages can be selected in one ladder resistor. Following figure explains the relationship between the micro adjusting register and the selecting voltage.

| Positive polarity |  |  |  |  |  |  | Negative polarity |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register PKP[2:0] | Selected voltage |  |  |  |  |  | Register PKN[2:0] | Selected voltage |  |  |  |  |  |
|  | VINP1 | VINP2 | VINP3 | VINP4 | VINP5 | VINP6 |  | VINN1 | VINN2 | VINN3 | VINN4 | VINN5 | VINN6 |
| 000 | KVP1 | KVP9 | KVP17 | KVP25 | KVP33 | KVP41 | 000 | KVN1 | KVN9 | KVN17 | KVN25 | KVN33 | KVN41 |
| 001 | KVP2 | KVP10 | KVP18 | KVP26 | KVP34 | KVP42 | 001 | KVN2 | KVN10 | KVN18 | KVN26 | KVN34 | KVN42 |
| 010 | KVP3 | KVP11 | KVP19 | KVP27 | KVP35 | KVP43 | 010 | KVN3 | KVN11 | KVN19 | KVN27 | KVN35 | KVN43 |
| 011 | KVP4 | KVP12 | KVP20 | KVP28 | KVP36 | KVP44 | 011 | KVN4 | KVN12 | KVN20 | KVN28 | KVN36 | KVN44 |
| 100 | KVP5 | KVP13 | KVP21 | KVP29 | KVP37 | KVP45 | 100 | KVN5 | KVN13 | KVN21 | KVN29 | KVN37 | KVN45 |
| 101 | KVP6 | KVP14 | KVP22 | KVP30 | KVP38 | KVP46 | 101 | KVN6 | KVN14 | KVN22 | KVN30 | KVN38 | KVN46 |
| 110 | KVP7 | KVP15 | KVP23 | KVP31 | KVP39 | KVP47 | 110 | KVN7 | KVN15 | KVN23 | KVN31 | KVN39 | KVN47 |
| 111 | KVP8 | KVP16 | KVP24 | KVP32 | KVP40 | KVP48 | 111 | KVN8 | KVN16 | KVN24 | KVN32 | KVN40 | KVN48 |

Table11.2-4 PKP and PKN

DATA
IMAGE
12. OPTICAL CHARACTERISTICS
12.1 Specification:
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter |  | Symbol | Condition | MIN. | TYP. | MAX. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Viewing Angle | Horizontal | $\theta_{x}+$ | $\begin{aligned} & \text { Center } \\ & \text { CR } \geq 10 \end{aligned}$ | -- | 70 | -- | deg | Note 1,4 |
|  |  | $\theta_{x}{ }^{-}$ |  | -- | 70 | -- |  |  |
|  | Vertical | $\theta_{\mathrm{Y}}{ }^{+}$ |  | -- | 50 | -- |  |  |
|  |  | $\theta_{\mathrm{Y}}{ }^{-}$ |  | -- | 70 | -- |  |  |
| Contrast Ratio |  | CR | at optimized viewing angle | 200 | -- |  |  | Note 1,3 |
| Response time | Rise | Tr | $\begin{aligned} & \text { Center } \\ & \theta x=\theta y=0^{\circ} \\ & \mid \mathrm{LL}=40 \mathrm{~mA} \end{aligned}$ | - | 15 | 30 | ms | Note 1,6 |
|  | Fall | Tf |  | - | 35 | 50 | ms |  |
| Brightness |  | L |  | 200 | 250 | -- | $\mathrm{cd} / \mathrm{m}^{2}$ | Note 1,2 |
| Chromaticity |  | $\mathrm{x}_{\text {w }}$ |  | 0.25 | 0.30 | 0.35 |  | Note 1,7 |
|  |  | yw |  | 0.28 | 0.33 | 0.38 |  |  |
| Uniformity |  | B-uni | $\theta x=\theta y=0^{\circ}$ | 75 | -- | -- | \% | Note1,5 |

The following optical specifications shall be measured in a darkroom or equivalent state(ambient luminance
$\leq 1$ lux, and at room temperature). The operation temperature is $25^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}$. The measurement method is shown in Note1.

Note1: The method of optical measurement:


Note2: Measured at the center area of the panel and at the viewing angle of the $\theta x=\theta y=0^{\circ}$
Note3: Definition of Contrast Ratio (CR):
$\mathrm{CR}=\frac{\text { Luminance with all pixels in white state }}{\text { Luminance with all pixels in Black state }}$
Note4: Definition of Viewing Angle


Note 5: Definition of Brightness Uniformity (B-uni):


$$
\text { B-uni }=\frac{\text { Minimum luminance of } 9 \text { points }}{\text { Maximum luminance of } 9 \text { points }}
$$

(Note 5).

## Confidential Document

Note6: Definition of Response Time
The Response Time is set initially by defining the "Rising Time (Tr)" and the "Falling Time (Tf)" respectively. Tr and Tf are defined as following figure.


Note 7: Definition of Chromaticity:
The color coordinate $\left(x_{w}, y_{w}\right)$ is, are obtained with all pixels in the viewing field at white.

## 13. QUALITY ASSURANCE <br> 13.1 Test Condition

131.1 Temperature and Humidity(Ambient Temperature)

Temperature : $20 \pm 5^{\circ} \mathrm{C}$
Humidity : $65 \pm 5 \%$

### 13.1.2 Operation

Unless specified otherwise, test will be conducted under function state.

### 13.1.3 Container

Unless specified otherwise, vibration test will be conducted to the product itself without putting it in a container.

### 13.1.4 Test Frequency

In case of related to deterioration such as shock test. It will be conducted only once.
13.1.5 Test Method

| No. | Reliability Test Item \& Level | Test Level |
| :---: | :---: | :---: |
| 1 | High Temperature Storage Test | $\mathrm{T}=80^{\circ} \mathrm{C}$, 240 hrs |
| 2 | Low Temperature Storage Test | $\mathrm{T}=-30^{\circ} \mathrm{C}, 240 \mathrm{hrs}$ |
| 3 | High Temperature Operation Test | $\mathrm{T}=70^{\circ} \mathrm{C}, 240 \mathrm{hrs}$ |
| 4 | Low Temperature Operation Test | $\mathrm{T}=-20^{\circ} \mathrm{C}, 240 \mathrm{hrs}$ |
| 5 | High Temperature and High Humidity Operation Test | $\mathrm{T}=60^{\circ} \mathrm{C}, 90 \% \mathrm{RH}, 240 \mathrm{hrs}$ |
| 6 | Temperature Cycle Test <br> (No operation) | $-30^{\circ} \mathrm{C} \rightarrow+25^{\circ} \mathrm{C} \rightarrow+80^{\circ} \mathrm{C}, 50$ Cycles <br> $30 \mathrm{~min} \quad 5 \mathrm{~min} \quad 30 \mathrm{~min}$ |
| 7 | Vibration Test <br> (No operation) | Frequency: $10 \sim 55 \mathrm{~Hz}$ Amplitude: 1.0 mm Sweep Time: 11 min Test Period:6 Cycles for each Direction of $\mathrm{X}, \mathrm{Y}, \mathrm{Z}$ |
| 8 | Shock Test (No operation) | 100G, 6ms <br> Direction : $\pm \mathrm{X}, \pm \mathrm{Y}, \pm \mathrm{Z}$ <br> Cycle : 3 times |

## 14. LCM PRODUCT LABEL DEFINE

## Product Label style:



## BarCode Define:

## A $\underline{A} \underline{6} \underline{0014} \underline{2} 10 \underline{26-0013}$

Serial number of the products
Serial number starts from 0000
Everv work order is 10 K at most
Week of production

Serial number of work order
Serial number starts from 0000 each month
$\longrightarrow$ Month of work order
$\longrightarrow$ Year of work order
$\longrightarrow$ The first 3 numbers of work order

Product Name Define:


DATA
IMAGE

## Confidential Document

## 16. PRECAUTI ONS I N USE LCM

## 1. LIQUID CRYSTAL DISPLAY (LCD)

LCD is made up of glass, organic sealant, organic fluid, and polymer based polarizers. The following precautions should be taken when handing,
(1). Keep the temperature within range of use and storage.

Excessive temperature and humidity could cause polarization degradation, polarizer peel off or bubble.
(2). Do not contact the exposed polarizers with anything harder than an HB pencil lead. To clean dust off the display surface, wipe gently with cotton, chamois or other soft material soaked in petroleum benzin.
(3). Wipe off saliva or water drops immediately. Contact with water over a long period of time may cause polarizer deformation or color fading, while an active LCD with water condensation on its surface will cause corrosion of ITO electrodes.
(4). Glass can be easily chipped or cracked from rough handling, especially at corners and edges.
(5). Do not drive LCD with DC voltage.

## 2. Liquid Crystal Display Modules

2.1 Mechanical Considerations

LCM are assembled and adjusted with a high degree of precision. Avoid excessive shocks and do not make any alterations or modifications. The following should be noted.
(1). Do not tamper in any way with the tabs on the metal frame.
(2). Do not modify the PCB by drilling extra holes, changing its outline, moving its components or modifying its pattern.
(3). Do not touch the elastomer connector, especially insert an backlight panel (for example, EL).
(4). When mounting a LCM make sure that the PCB is not under any stress such as bending or twisting. Elastomer contacts are very delicate and missing pixels could result from slight dislocation of any of the elements.
(5). Avoid pressing on the metal bezel, otherwise the elastomer connector could be deformed and lose contact, resulting in missing pixels.

### 2.2. Static Electricity

LCM contains CMOS LSI's and the same precaution for such devices should apply, namely
(1). The operator should be grounded whenever he/she comes into contact with the module. Never touch any of the conductive parts such as the LSI pads, the copper leads on the PCB and the interface terminals with any parts of the human body.
(2). The modules should be kept in antistatic bags or other containers resistant to static for storage.
(3). Only properly grounded soldering irons should be used.
(4). If an electric screwdriver is used, it should be well grounded and shielded from commutator sparks.
(5) The normal static prevention measures should be observed for work clothes and working benches; for the latter conductive (rubber) mat is recommended.
(6). Since dry air is inductive to statics, a relative humidity of $50-60 \%$ is recommended.

### 2.3 Soldering

(1). Solder only to the I/O terminals.
(2). Use only soldering irons with proper grounding and no leakage.
(3). Soldering temperature : $280^{\circ} \mathrm{C} \pm 10^{\circ} \mathrm{C}$
(4). Soldering time: 3 to 4 sec .
(5). Use eutectic solder with resin flux fill.
(6). If flux is used, the LCD surface should be covered to avoid flux spatters. Flux residue should be removed after wards.

### 2.4 Operation

(1). The viewing angle can be adjusted by varying the LCD driving voltage V0.
(2). Driving voltage should be kept within specified range; excess voltage shortens display life.
(3). Response time increases with decrease in temperature.
(4). Display may turn black or dark blue at temperatures above its operational range; this is (however not pressing on the viewing area) may cause the segments to appear "fractured".
(5). Mechanical disturbance during operation (such as pressing on the viewing area) may cause the segments to appear "fractured".

### 2.5 Storage

If any fluid leaks out of a damaged glass cell, wash off any human part that comes into contact with soap and water. Never swallow the fluid. The toxicity is extremely low but caution should be exercised at all the time.

### 2.6 Limited Warranty

Unless otherwise agreed between DATA IMAGE and customer, DATA IMAGE will replace or repair any of its LCD and LCM which is found to be defective electrically and visually when inspected in accordance with DATA IMAGE acceptance standards, for a period on one year from date of shipment. Confirmation of such date shall be based on freight documents. The warranty liability of DATA IMAGE is limited to repair and/or replacement on the terms set forth above. DATA IMAGE will not responsible for any subsequent or consequential events.

Confidential Document
17. OUTLI NE DRAW NG


## 18. PACKAGE I NFORMATI ON




