











TPS55332-Q1

SLVS939B-JUNE 2009-REVISED DECEMBER 2014

# TPS55332-Q1 2.2-MHz, 60-V Output Step Up DC/DC Converter

### **Features**

- Withstands Transients up to 60 V, Boost Input Operating Range of 1.5 V to 40 V (VIN)
- Peak Internal Switch Current: 5.7 A (typ)
- 2.5 V ± 1.5% Feedback Voltage Reference
- 80 kHz to 2.2 MHz Switching Frequency
- High Voltage Tolerant Enable Input for On/Off
- Soft Start on Enable Cycle
- Slew Rate Control on Internal Power Switch
- External Clock Input for Synchronization
- External Compensation for Wide Bandwidth Error Amplifier
- Programmable Power on Reset Delay
- Reset Function Filter Time for Fast Negative Transients
- Programmable Undervoltage Output Monitoring, Issuance of Reset if Output Falls Below Set Threshold
- Thermal Shutdown to Protect Device During **Excessive Power Dissipation**
- ILIM Threshold Protection (Current Limit)
- Operating Junction Temperature Range: -40°C to 150°C
- Thermally Enhanced 20-Pin HTSSOP PowerPAD™ Package

# 2 Applications

- Lighting
- **Battery Powered Applications**
- **Qualified for Automotive Applications**

# 3 Description


The TPS55332 is a monolithic high-voltage switching regulator with integrated 3-A, 60-V power MOSFET. The device can be configured as a switch mode stepup power supply with voltage supervisor. Once the internal circuits have stabilized with a minimum input supply of 3.6 V, the system can then have an input voltage range from 1.5 V to 40 V, to maintain a fixed boost output voltage. For optimum performance, VIN/Vout ratios should be set such that the minimum required duty cycle pulse > 150 ns. The supervisor circuit monitors the regulated output and indicates when this output voltage has fallen below the set value. The TPS55332 has a switching frequency range from 80 kHz to 2.2 MHz, allowing the use of low profile inductors and low value input and output capacitors. The external loop compensation gives the user the flexibility to optimize the converter response for the appropriate operating conditions. Using the enable pin (EN), the shutdown supply current is reduced to 1 µA. The device has built-in protection features such soft start on enable cycle, pulse-bypulse current limit, and thermal sensing and shutdown due to excessive power dissipation.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPS55332	HTSSOP (20)	6.50 mm x 4.40 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### Simplified Schematic





### **Table of Contents**

1	Features 1		7.3 Feature Description	9
2	Applications 1		7.4 Device Functional Modes	13
3	Description 1	8	Application and Implementation	17
4	Revision History2		8.1 Application Information	17
5	Pin Configuration and Functions		8.2 Typical Application	17
6	Specifications4	9	Power Supply Recommendations	<mark>22</mark>
U	6.1 Absolute Maximum Ratings	10	Layout	23
	6.2 ESD Ratings		10.1 Layout Guidelines	23
	6.3 Recommended Operating Conditions		10.2 Layout Example	24
	6.4 Thermal Information		10.3 Power Dissipation	26
	6.5 Electrical Characteristics	11	Device and Documentation Support	28
	6.6 Typical Characteristics		11.1 Trademarks	28
7	Detailed Description 8		11.2 Electrostatic Discharge Caution	28
•	7.1 Overview		11.3 Glossary	28
	7.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable Information	28

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Revision A (June 2010) to Revision B

**Page** 

# Changes from Original (June 2009) to Revision A


Page

•	Changed title from 0.5-A, 60-V STEP UP DC/DC CONVERTER to 2.2-MHz, 60-V OUTPUT STEP UP DC/DC CONVERTER	1
•	Added Peak Internal Switch Current: 5.7 A (typ) to Features	1
•	Deleted Asynchronous Switch Mode Regulator with External Components (L and C), Output up to 0.5 A (max) in Boost Mode from Features	1
•	Added $f_{sw} < f_{ext} < 2 \times f_{sw}$ to SYNC input clock test conditions	5
•	Changed SYNC input clock max value from 1100 kHz to 2200 kHz	5
•	Added Vout = 25.5V to test conditions	. 5
•	Added Vout = 25.5V to test conditions	. 5
•	Changed Output Voltage (Vout) description	. 9
•	Changed internal reference Vref from 2.5 V to 0.8 V	12

Submit Documentation Feedback



# 5 Pin Configuration and Functions



### **Pin Functions**

PIN		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
NC	1	NC	Connect to ground
NC	2	NC	Connect to ground
SYNC	3	I	External synchronization clock input, 62-kΩ (typ) pull-down resistor
GND	4	I	Connect to ground
EN	5	1	Enable input, high voltage tolerant
RT	6	0	Resistor to program internal oscillator frequency
R <sub>slew</sub>	7	0	Internal switch programmable slew rate control
RST	8	0	Reset output open drain (active low)
C <sub>dly</sub>	9	0	Reset delay timer (programmed by external capacitor)
GND	10	0	Analog ground, DVSS and SUB
SS	11	0	Programmable soft-start. (external capacitor)
GND	12	I	Connect to ground
RST_TH	13	I	Input for RESET circuitry to detect undervoltage on output (adjustable threshold)
VSENSE	14	1	Feedback input for voltage mode control
COMP	15	0	Error amplifier output
$V_{Reg}$	16	I	Internal low side FET to load output during start up or limit over shoot
PGND	17	0	Power ground connection
SW	18	I/O	Switched drain output/input
VIN	19	I	Unregulated input voltage
BOOT	20	0	Bootstrap capacitor pump



# 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
VI	Unregulated input voltages (VIN, EN) <sup>(2)</sup> ( SW) <sup>(2)(3)</sup>	-0.3	60	V
	Unregulated input voltages (BOOT)	-0.3	8	V
$V_{Reg}$	Regulated voltage	-0.3	60	V
	Logic level signals (RT, RST, SYNC, VSENSE, RST_TH) (2)	-0.3	5.5	V
	Logic level signals (SS, Cdly) (2)	-0.3	8	V
	Logic level signals (COMP) <sup>(2)</sup>	-0.3	7	V
$T_{J}$	Operating virtual junction temperature range	-40	150	°C
T <sub>stg</sub>	Storage temperature	<b>-</b> 55	165	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC	±2000		
V <sub>(ESD)</sub>	V <sub>(ESD)</sub> Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	Corner pins (NC, BOOT, SS, and GND)	±750	V
		AEC Q100-011	Other pins	±500	

<sup>(1)</sup> AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# 6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
$V_{I}$	Unregulated buck supply input voltage (VIN, EN)	3.6		40	V
$V_{Reg}$	Output voltage range	2.5		50	V
	Bootstrap capacitor (BOOT)	3.6		8	V
	Switched outputs (SW)	3.6		52	V
	Logic level inputs (RST, VSENSE, RST_TH, Rslew, SYNC, RT)	0		5.25	V
	Logic level inputs (SS, Cdly, COMP)	0		6.5	V
$\theta_{JA}$	Thermal resistance, junction to ambient <sup>(1)</sup>			35	°C/W
$\theta_{JC}$	Thermal resistance, junction to case <sup>(2)</sup>			10	°C/W
$T_J$	Operating junction, temperature range <sup>(3)</sup>	-40		150	°C

<sup>(1)</sup> This assumes a JEDEC JESD 51-5 standard board with thermal vias and high-K profile – See PowerPAD section and application note from Texas Instruments (SLMA002) for more information.

Submit Documentation Feedback

All voltage values are with respect to GND.

<sup>(3)</sup> Absolute negative voltage on these pins not to go below –0.6 V.

<sup>(2)</sup> This assumes junction to exposed PAD.

<sup>(3)</sup> This assumes  $T_A = T_J - \text{power dissipation} \times \theta_{JA}$  (junction to ambient).



# 6.4 Thermal Information

		TPS55332-Q1	
	THERMAL METRIC <sup>(1)</sup>	PWP	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	43.8	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	21.4	
$R_{\theta JB}$	Junction-to-board thermal resistance	18.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.5	C/VV
ΨЈВ	Junction-to-board characterization parameter	18.3	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.2	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

# 6.5 Electrical Characteristics

 $VIN = 7 V \text{ to } 40 V, EN = High, T_1 = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

TEST		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT	VOLTAGE (V	IN)					
Info	VIN	Supply voltage on VIN line	Normal mode – buck mode after start up	1.5		40	V
PT	Iq <sub>-Normal</sub>	Bias current, normal mode			4.2	8	mA
PT	I <sub>SD</sub>	Shutdown	EN = 0 V, VIN = 12 V, T <sub>A</sub> = 25°C		2	4	μΑ
SWITC	H MODE SUP	PLY; VReg/Vout					
Info	V <sub>Reg</sub>	Regulator output	VSENSE = 2.5 V in boost mode (1)	Vin×1.05		50	V
CT	VSENSE	Feedback voltage	VIN = 12 V	2.463	2.5	2.538	V
PT	R <sub>DS(on)</sub>	Internal switch resistance	Measured across V <sub>SWD</sub> and GND			500	mΩ
Info	I <sub>CL</sub>	Switch current limit	VIN = 7 V to 28 V		5.7		Α
Info	t <sub>ON-Min</sub>	Duty avala pulsa width	Banch made 500 kl la	50	100	150	
Info	t <sub>OFF-Min</sub>	Duty cycle pulse width	Bench mode = 500 kHz	50	100	150	ns
PT	f <sub>sw</sub>	Switch mode frequency	Set using external resistor on RT pin	80		2200	kHz
PT	f <sub>sw</sub>	Internal oscillator frequency		-10%		10%	
ENABL	E (EN)						
PT	$V_{IL}$	Low input threshold				0.7	V
PT	V <sub>IH</sub>	High input threshold		1.7			V
PT	I <sub>Leakage</sub>	Leakage into EN terminal	EN = 24 V		35		μA
RESET	DELAY (CDL	-Y)				*	
PT	Io	External capacitor charge current	EN = high	1.4	2	2.6	μA
PT	V <sub>Threshold</sub>	Switching threshold	Output voltage in regulation	1.8	2	2.4	V
RESET	OUTPUT (RS	<u>ST</u> )					
Info	t <sub>rdly</sub>	POR delay timer	Based on Cdly capacitor, Cdly = 4.7 nF	3.6		7	ms
PT	RST_TH	Reset threshold for V <sub>Reg</sub>	Check RST output	0.768		0.832	V
PT	t <sub>RSTdly</sub>	Filter time	Once VRST_TH or OV_TH Is detected, delay before RST Is asserted low	10	20	35	μs
SYNCH	IRONIZATION	I (SYNC)					
PT	V <sub>SYNC</sub>	Low-level input voltage, V <sub>IL</sub>				0.7	V
PT		High-level input voltage, V <sub>IH</sub>		1.7			V
PT	I <sub>Leakage</sub>	Leakage current	SYNC = 5 V		65	95	μA
PT	SYNC	Input clock	$VIN = 12 \text{ V}, f_{sw} < f_{ext} < 2 \times f_{sw}$	80		2200	kHz
Info	SYNC <sub>trans</sub>	External clock to internal clock	No external clock, VIN = 12 V		32		μs
Info	SYNC <sub>trans</sub>	Internal clock to external clock	External clock = 500 kHz, VIN = 12 V		2.5		μs
СТ	SYNC <sub>CLK</sub>	Minimum duty cycle		30%			

<sup>(1)</sup> Voltage ratio of input to output in boost mode is 1:10 (max) and up to 50 V output max.



# **Electrical Characteristics (continued)**


 $VIN = 7 V \text{ to } 40 V, EN = High, T_J = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

TEST	,	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
CT	SYNC <sub>CLK</sub>	Maximum duty cycle				70%				
Rslew						'				
СТ	I <sub>Rslew</sub>	Slew current	$R_{\text{slew}} = 50 \text{ k}\Omega$ , Calculated not measured		20		μΑ			
СТ	I <sub>Rslew</sub>	Slew current	$R_{slew} = 50 \text{ k}\Omega$ , Calculated not measured		100		μΑ			
Soft St	art (SS)									
PT	Iss	Soft start current		40	50	60	μΑ			
THERM	IAL SHUTDOW	/N								
СТ	T <sub>SD</sub>	Thermal shutdown junction temperature			175	200	°C			
СТ	T <sub>HYS</sub>	Hysteresis			30		°C			
PT: Production tested CT: Characterization tested only, not production tested										
Info:	fo: User Information only, not production tested									

Submit Documentation Feedback



# 6.6 Typical Characteristics







Figure 1. Vsense Ref Voltage (V) vs Temperature (°C)








Figure 3. Rds Of Power Fet ( $\Omega$ ) vs Temperature (°C)

Figure 4. Normal Current Consumption (mA) vs Temperature (°C)



# 7 Detailed Description

### 7.1 Overview


The TPS55332 operates as a step up (boost) converter; the feedback concept is voltage mode control using the VSENSE terminal, with cycle-by-cycle current limit.

The voltage supervisory function for power-on-rest during system power-on is monitoring the output voltage, and once this has exceeded the threshold set by RST\_TH, a delay of 1.0 ms/nF (based on the capacitor value on the Cdly terminal) is invoked before the  $\overline{RST}$  line is released high. Conversely, on power down, once the output voltage falls below the same set threshold (ignoring hysteresis),  $\overline{RST}$  is pulled low only after a de-glitch filter of approximately 20  $\mu$ s (typ) expires. This is implemented to prevent  $\overline{RST}$  from being triggered due to fast transient noise on the output supply.

Soft start is activated on every enable cycle and limits the power stored in the inductor by duty cycle control. Soft start duration is set by an external capacitor on the SS terminal.

If thermal shutdown is invoked due to excessive power dissipation, the internal switch is disabled and the regulated output voltage starts to decrease. Depending on the load line, the regulated voltage can decay and the RST\_TH threshold may assert RST output low after the output voltage drops below the set threshold.

### 7.2 Functional Block Diagram



NOTE: An integrated forward biased diode is between V<sub>Reg</sub> and VIN. V<sub>Reg</sub> is tied to Vout and used to bias VIN when Vout > Vsupply. However, the minimum Vsupply operating voltage at power-up (when Vout < Vsupply) is 3.6 V + 2 diode drops. After power-up (when Vout > Vsupply) the minimum Vsuppy = 1.5 V + 2 diode drops. V<sub>Reg</sub> < 5.8 V and VIN < 3.6 V. Converter non-operational.

NOTE: VIN is the voltage at VIN before  $V_{Req} > V_{Supply}$ .

Submit Documentation Feedback



### 7.3 Feature Description

The TPS55332 is a step up (boost) dc/dc converter using voltage-control mode scheme. The following sections include descriptions of the individual pin functions.

### 7.3.1 Input Voltage (VIN)

The VIN pin is the input power source for the TPS55332. This pin must be externally protected against voltage level transients greater than 60 V and reverse battery. In boost mode the input current drawn from this pin is pulsed, with fast rise and fall times. Therefore, this input line requires a filter capacitor to minimize noise. Additionally, for EMI considerations, an input filter inductor may also be required.

### 7.3.2 Output Voltage (Vout)

The output voltage, Vout, is generated by the converter supplied from the battery voltage VIN and external components (L, C). The output is sensed through an external resistor divider and compared with an internal reference voltage.

The value of the adjustable output voltage in boost mode is selectable between VIN  $\times$  1.05 to 50 V if the minimum ON time ( $t_{on}$ ) and minimum OFF times are NOT violated by choosing the external resistors, according to the following relationship:

Vout = Vref 
$$\left(1 + \frac{R8}{R7}\right)$$
 (Volts)

Where:

R7 and R8 are feedback resistors Vref = 2.5 V (typ)

The internal reference voltage Vref has a ±1.5% tolerance. The overall output voltage tolerance is dependent on the external feedback resistors. To determine the overall output voltage tolerance, use the following relationship:

$$tol_{Vout} = tol_{Vref} + \left(\frac{R8}{R8 + R7}\right) \times \left(tol_{R8} + tol_{R7}\right)$$
(2)

Typically, an output capacitor within the range of 10 µF to 400 µF is used. This terminal has a filter capacitor with low ESR characteristics in order to minimize output ripple voltage.

### 7.3.3 Regulated Supply Voltage (V<sub>Reg</sub>)

There is an integrated forward biased diode between  $V_{Reg}$  and VIN.  $V_{Reg}$  is tied to Vout and used to bias VIN when Vout > Vsupply.

### 7.3.4 Over-Current Protection (SW)

Over-current protection is implemented by sensing the current through the NMOS switch FET. The sensed current is then compared to a current reference level representing the over-current threshold limit. If the sensed current exceeds the over-current threshold limit, the over-current indicator is set true. The system ignores the over-current indicator for the leading edge blanking time at the beginning of each cycle to avoid any turn-on noise glitches.

Once the over-current indicator is set true, over-current protection is triggered. The MOSFET is turned off for the rest of the cycle after a propagation delay. The over-current protection scheme is called cycle-by-cycle current limiting. If the sensed current continues to increase during cycle-by-cycle current limiting, the temperature of the device starts to rise, and the TSD kicks in and shuts down switching until the device cools down.

### 7.3.5 Oscillator Frequency (RT)

The oscillator frequency is selectable by means of a resistor placed at the RT pin. The switching frequency ( $f_{\rm sw}$ ) can be set in the range of 80 kHz to 2.2 MHz. In addition, the switching frequency can be imposed externally by a clock signal ( $f_{\rm ext}$ ) at the SYNC pin with  $f_{\rm sw} < f_{\rm ext} < 2 \times f_{\rm sw}$ . In this case the external clock overrides the switching frequency determined by the RT pin, and the internal oscillator is clocked by the external synchronization clock input.

# TEXAS INSTRUMENTS

### **Feature Description (continued)**




Figure 5. Oscillator Frequency (RT)

### 7.3.6 Enable / Shutdown (EN)

The Enable pin provides electrical on/off control of the regulator. Once the Enable pin voltage exceeds the threshold voltage, the regulator starts operation and the internal soft start begins to ramp. If the Enable pin voltage is pulled below the threshold voltage, the regulator stops switching and the internal soft start resets. Connecting the pin to ground or to any voltage less than 0.7 V disables the regulator and activates shutdown mode. The quiescent current of the TPS55332 in shutdown mode is typically < 2  $\mu$ A. This pin has to have an external pull up or pull down to change the state of the device.

# 7.3.7 Reset Delay (C<sub>dlv</sub>)

The Reset delay pin sets the desired delay time for asserting the  $\overline{RST}$  pin high after the supply has exceeded the programmed Vreg\_RST voltage. The delay may be programmed in the range of 2.2 ms to 200 ms using capacitors in the range of 2.2 nF to 200 nF. The delay time is calculated using Equation 3:

tdelay = trdly × C = 
$$\left(\frac{1 \text{ ms}}{\text{nF}}\right)$$
 × C, Where C = capacitor on C<sub>dly</sub> pin (3)

### 7.3.8 Reset Pin (RST)

The RST pin is an open-drain output. The power-on reset output is asserted low until the output voltage exceeds the programmed Vreg\_RST voltage threshold and the reset delay timer has expired. Additionally, whenever the Enable pin is low or open, RST is immediately asserted low regardless of the output voltage. There is a reset deglitch timer to prevent a reset being invoked due to short negative transients on the output line. If a thermal shut down occurs due to excessive thermal conditions this pin is asserted low, where switching is commanded off and the output drops below the rest threshold set on the RST\_TH terminal.



### **Feature Description (continued)**

### Power On Condition/Reset Line

# Css $V_{Reg}$ $C_{dly}$ $C_{dly}$

### Power Down Condition/Reset Line

VIN




Figure 6. Reset Line Conditions

# 7.3.9 Boost Capacitor (BOOT)

This capacitor provides gate drive voltage for the Internal MOSFET switch. X7R or X5R grade dielectrics are recommended due to their stable values over temperature.

# 7.3.10 Soft Start (SS)

To limit the start-up inrush current, an internal soft start circuit is used to ramp up the reference voltage from 0 V to its final value. The switch duty cycle starts with narrow pulses and increases gradually as the voltage on the Css capacitor ramps up. The output current on this pin charges the capacitor up to 6.6 V (typ).

The boost soft start is dependent on the gain bandwidth (GBW) of the loop. Therefore, in this configuration the Css equation only holds when:

$$\frac{1}{\text{GBW}} < 10 \times T_{\text{CSS}} \tag{4}$$

GBW is dependent on the compensation technique used. TYPE1 is the slowest.

Where:

Tcss is the time it takes for Vcss to reach ~3.5 V

GBW = fc of the converter

Time 
$$(Tc_{SS}) = \frac{C \times 3.5}{40 \times 10^{-6}}$$
 (sec)

Where:

C = Capacitor Css on the SS pin



# **Feature Description (continued)**

### 7.3.11 Synchronization (SYNC)

The SYNC pin inputs an external clock signal that synchronizes the switching frequency. The synchronization input over-rides the internally fixed oscillator signal. The synchronization signal has to be valid for approximately 2 clock cycles (pulses) before the transition is made for synchronization with the external frequency input. If the external clock input is does NOT transition low or high for 32 µs (typ), the system defaults to the internal clock set by the **Rosc pin**.

# 7.3.12 Regulation Voltage (VSENSE)

This pin is used to program the regulated output voltage based on a resistor feedback network monitoring the Vout voltage. The selected ratio of R7 and R8 sets the output voltage.

# 7.3.13 Reset Threshold (RST\_TH)

This pin is programmable to set the under-voltage monitoring of the regulated output voltage. The resistor combination of R5 and R6 is used to program the threshold for detection of under-voltage.


Reset Threshold = 
$$RST_TH = Vref (1 + (R6/R5)),$$
 (6)

Recommended range: 70% to 92% of the regulation voltage

The internal reference Vref is set at 0.8 V ±1.5%

### 7.3.14 Slew Rate Control (Rslew)

This pin controls the switching slew rate of the internal power NMOS. The slew rate is set by an external resistor with a slew rate range shown for rise and fall times. The range of rise time  $t_r = 20$  ns to 60 ns and fall time  $t_r = 60$  ns to 250 ns, with Rslew range of 5 k $\Omega$  to 20 k $\Omega$  (see Figure 7 and Figure 8).



### 7.3.15 Thermal Shutdown

The TPS55332 device protects itself from overheating with an internal thermal shutdown circuit. If the junction temperature exceeds the thermal shutdown trip point, the MOSFET is turned off. The device is restarted under control of the slow start circuit automatically when the junction temperature drops below the thermal shutdown hysteresis trip point.

2 Submit Documentation Feedback



### Feature Description (continued)

# 7.3.16 Loop Control Frequency Compensation




Figure 9. Type 1 Compensation

The boost converter operating in continuous conduction mode (CCM) has a right-half-plane (RHP) zero with the transfer function. The RHP zero causes the converter to respond to a circuit disturbance in the opposite direction to that needed to support the output load transition (positive feedback). This complicates loop compensation and limits the converter bandwidth, and requires an increase in the output filter capacitor.

The converter can be designed to operate in discontinuous conduction mode (DCM) with a smaller inductance value for the inductor over the full range of the operating conditions. This may be difficult to achieve and other issues like instability may occur if the converter enters CCM.

The inductor saturation current I<sub>sat</sub> must satisfy the following:

$$I_{\text{sat}} > \frac{I_{\text{Load}}}{D \times \text{efficiency}} + \left(\frac{V_{\text{IN}}}{L}\right) \times 15 \mu \text{s}$$
 (7)

Where:

$$D = V_{IN}/V_{O}$$

The converter designed for CCM with external loop compensation factors the maximum output load current, the ESR of the output filter capacitor, the inductance used for the inductor, the input voltage range, and the output voltage required.

### 7.4 Device Functional Modes

# 7.4.1 DCM Operation

The control to output transfer function for the boost in DCM has a single pole. The energy in the inductor is completely discharged during every switching cycle (inductor current is reduced to zero). The small inductor value for DCM compared to CCM operation shifts the RHP zero frequency close to the switching frequency, see Equation 11. In this mode, the RHP is not a factor for compensation of the feedback loop, additionally the frequency of the pole associated with the inductor is also increased to a higher frequency.

The maximum inductance to keep the boost converter running in DCM over the full operating range is given by Equation 8:



### **Device Functional Modes (continued)**

$$L_{\text{max}} = \frac{0.8 \times D_{\text{CCM}} \times (1 - D_{\text{CCM}})^2 \times \left(\frac{V_{\text{O}}}{I_{\text{O}}}\right)}{2 \times f_{\text{sw}}}$$
 (Henries)

Where:

$$D_{CCM} = 1 - \left(\frac{V_{IN}}{V_O}\right) \tag{9}$$

 $V_0$  = Output voltage

I<sub>O</sub> = Maximum output current

V<sub>IN</sub> = Minimum input voltage

Three elements of the output capacitor contribute to the impedance (output voltage ripple), ESR, ESL, and capacitance.

During discontinuous conduction mode operation, the minimum capacitance needed to limit the voltage ripple due to the capacitance of the capacitor is given by Equation 10:

$$C_{\text{dcm-min}} \geq \frac{I_{\text{O(max)}} \times \left[1 - \sqrt{\frac{2 \times L}{R \times T_{S}}}\right]}{f_{\text{sw}} \times \Delta V_{0}} \quad \text{(Farads)}$$

Where:

R = min load resistance,

 $T_s$  = clock period,

 $f_{sw}$  = switching frequency,

 $\Delta V_0$  = output voltage ripple desired

The ESR of the output capacitor needed to limit the output ripple voltage is given by Equation 11:

$$ESR \le \frac{\Delta V_O}{\Delta I_O} \qquad (Ohms) \tag{11}$$

### 7.4.2 CCM Operation

In continuous conduction mode of operation the RHP zero complicates the loop compensation. This limits the bandwidth of the converter and may require a larger value output filter capacitor to compensate for loop response. The benefit of this mode is a lower switch and inductor current compared to DCM. This results in reduced power dissipation and size of the power switch, input capacitor, and output capacitor. The output filter capacitor value may need to be increased such that

$$f_{LC} \le 0.1 f_{RHP}$$

The following requirements for compensating the loop have to be satisfied for the control-to-output gain of a CCM boost operation.

$$f_{LC} = 0.1 \times f_{RHP-zero}$$
 (12)

$$\frac{f_{\text{RHP-zero}}}{f_{\text{LC}}} > M$$
 (13)

Where:

M = 10 - for tantalum capacitors

M = 15 - for ceramic capacitors

$$f_{\rm C} = 0.33 \times f_{\rm RHP-zero} \tag{14}$$

$$f_{LC} = \frac{1}{2\pi\sqrt{LCo}} \times \frac{V_{IN}}{V_{O}} \qquad (Hz)$$

4 Submit Documentation Feedback



### **Device Functional Modes (continued)**

Where:

L = Inductor value,

Co = Output capacitor,

 $V_{IN}$  = Input voltage, and

V<sub>O</sub> = Output voltage

$$f_{\text{RHP-zero}} = \frac{R}{2\pi L} \times \left(\frac{V_{\text{IN}}}{V_{\text{O}}}\right)^2$$
 (Hz)

$$f_{\rm ESR} = \frac{R}{2\pi {\rm Co} \times {\rm ESR}}$$
 (Hz) (17)

The feed-forward compensation network type 1 is calculated using the pole frequency in Equation 18:

$$f_{\rm p} = \frac{1}{2\pi C_4 R8}$$
 (Hz) (18)

The minimum output capacitor required for a desired output ripple voltage is given by Equation 19:

$$C_{\text{(ccm min)}} \ge \frac{I_{\text{O(max)}}}{\Delta V_{\text{O}}} \left( 1 - \frac{V_{\text{IN}}}{V_{\text{O}}} \right) \frac{1}{f_{\text{sw}}}$$
 (Farads)

The minimum inductor value needed to ensure CCM from maximum to 25% of maximum load is determined by choosing the value of the inductor to have a ripple current of approximately 40% of the maximum output load current at maximum input voltage of the system.

$$\Delta I_L = 0.4 \times I_O$$
 (Amperes) for  $V_{IN-max}$  (20)

To maintain ccm operation with at least a 10% of maximum load current ( $I_{O-DLM} \ge 0.1 \times I_{O-max}$ ) The inductor is given by Equation 21:

$$L = \frac{V_{IN}}{2 \times I_{O-Dccm} \times f_{sw}} \times D_{ccm} \times (1 - D_{ccm}) \quad (Henries)$$
(21)

Where:

 $D_{ccm} = 0.5,$ 

V<sub>IN</sub> = Typical operating voltage

Choosing an inductor value less than the one determined by Equation 21 may cause the converter to go into DCM operation during low output currents. This may not be a problem if the loop compensation allows for good phase margin.

The ripple current flowing through the output capacitor ESR causes power dissipation in the capacitor. Equation 17 gives the RMS value of the ripple current flowing through the output capacitance.

$$I_{CRMS} = I_{O} \times \sqrt{\frac{D}{1 - D}}$$
 (22)

Where:

D = Duty cycle

For continuous inductor current mode operation, the ESR needed to limit the ripple voltage  $\Delta V_O$  to volts peak-peak is:

$$ESR \le \frac{\Delta V_{O}}{\frac{I_{O(max)}}{1 - D_{max}} + \frac{\Delta I_{O}}{2}}$$
 (Ohms) (23)



# **Device Functional Modes (continued)**

# 7.4.3 Loop Compensation For Stability Criteria




Figure 10. Stability Criteria

Figure 10 is an illustration of stability criteria and is used to ensure converter performance based on the type of loop compensation implemented.

Submit Documentation Feedback



# 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS55332-Q1 device can function as a switch mode boost converter along with voltage supervisor. The system can function at input voltage as low as 1.5 V once the internal circuits have stabilized. The supervisor circuit monitors the regulated output and indicates when the output voltage has fallen below the set value. The variable switching frequency allows use of low profile inductors and low value input and output capacitors.

# 8.2 Typical Application




Figure 11. Typical Application Schematic

# 8.2.1 Design Requirements

Table 1 table lists the requirements of a switching regulator design.

**Table 1. Design Parameters** 

PARAMETER	VALUE
Input voltage, V <sub>IN</sub>	6 V to 24 V, with typical operating voltage = 14 V
Output voltage, V	25.5 V ± 2%
Maximum output current, I <sub>O</sub>	0.5 A
Transient response 0A to 0.3 A	5%
Switching frequency, $f_{sw}$	2 MHz
Reset threshold	84% of output voltage
Vo_ripple	520 mV peak to peak at capacitance
Vo_transient	92% of output voltage

Product Folder Links: TPS55332-Q1



### 8.2.2 Detailed Design Procedure

The design considers the converter to operate in CCM for most of the operating range and in DCM during less than 10% of the maximum load rating. CCM mode has an RHP of zero. Thus, compensation becomes critical under CCM mode. Operating the converter in DCM mode results in higher switch and inductor currents and thereby higher losses. In this design example, we focus on circuit operating mostly under CCM mode.

### 8.2.2.1 Output Capacitor (Co)

Selection of the output capacitor in CCM using Equation 19 gives a capacitor value of 0.37 μF.

Output ripple voltage is a product of output capacitor ESR and ripple current on the output capacitor Co.

The minimum output capacitor required for a desired output ripple voltage is given by:

$$V_{O_{ripple ESR}} = I_{O} \times ESR$$
 (Volts) (24)

$$C_{(\text{min ripple})} = \frac{I_{O}}{Vo_{\text{ripple}_{cap}}} \left( 1 - \frac{V_{IN}}{Vo} \right) \frac{1}{f_{sw}}$$
(25)

The minimum capacitance needed for the output voltage ripple specification, using Equation 19, C  $\downarrow$  (min  $\downarrow$  ripple) = 0.37  $\mu$ F.

Using Equation 20, the transient response should be taken into consideration when selecting the output capacitor. The minimum capacitance required for a duration dt with a load transient  $I_{tran}$  to allow a maximum output voltage droop of  $V_{o\ droop}$  is:

$$C_{\text{(min tran)}} = \frac{I_{\text{tran dt}}}{Vo_{\text{droop}}} = \frac{I_{\text{tran}}}{Vo_{\text{droop}}} \times \frac{1}{4 \times f_c}$$
 (Farads) (26)

Where,

dt is approximated to  $1/4 \times fc$  (fc = 10 kHz bandwidth)

This gives a capacitance of 7.35  $\mu$ F. Allowing for tolerances and temperature variations, use a 10  $\mu$ F standard value output capacitor.

### 8.2.2.2 Output Inductor Selection (Lo) for CCM

Using Equation 21, the minimum lead current for ccm operation is 10% of maximum output current,  $I_{O-DCM} = 50$  mA. The inductor value is selected as  $L = 22 \mu H$ .

### 8.2.2.3 Output Diode

The TPS55332 requires an external output diode which conducts when the power switch is turned off. This provides the path for the inductor current to the output capacitor. The important factors in selecting the rectifier are: fast switching, reverse breakdown voltage, current rating, and forward-voltage drop. The breakdown voltage should be greater than the maximum output voltage; the current rating must be two times the maximum switch output current. The forward drop of the diode should be low (schottky rectifier is preferred). The schottky diode is selected based on the appropriate power rating, which factors in the dc conduction losses; this is determined by Equation 27:

$$P_{\text{diode}} = V_{fd} \times I_{O} \times (1 - D) \qquad \text{(Watts)}$$

Where,

 $V_{fd}$  = forward conducting voltage of Schottky diode

### 8.2.2.4 Input Capacitor C

The TPS55332 requires an input ceramic de-coupling capacitor type X5R or X7R and bulk capacitance to minimize input ripple voltage. The dc voltage rating of this input capacitance must be greater than the maximum input voltage. The capacitor must have an input ripple current rating higher than the maximum input ripple current of the converter for the application; this is determined by Equation 28.

The input capacitors for power regulators are chosen to have a reasonable capacitance to volume ratio and be fairly stable over the temperature range.



$$I_{l-RMS} = I_O \times \sqrt{\frac{(V_O)}{(V_{l-min})} \times \frac{(V_{l-min} - V_O)}{V_{l-min}}}$$
 (Amperes)

### 8.2.2.5 Output Voltage And Feedback Resistor Selection

In the design example,  $100 \text{ k}\Omega$  was selected for R4, using Equation 1, R6 is calculated as  $10.7 \text{ k}\Omega$ . Higher resistor values help improve converter efficiency at low output currents but may introduce noise immunity problems.

### 8.2.2.6 Reset Threshold Resistor Selection

Using Equation 6, select resistor R7 as 10 k $\Omega$  then calculate R5. This gives a resistor value of 263 k $\Omega$ ; use a standard value of 267 k $\Omega$ . This sets the reset threshold at 0.86 × 25.5 V.

### 8.2.2.7 Soft Start Capacitor

The soft start capacitor determines the minimum time to reach the desired output voltage during a power up cycle. This is useful when a load requires a controlled voltage slew rate and helps to limit the current draw from the input voltage supply line. Equation 4 and Equation 5 have to be satisfied in addition to the other conditions stated in the soft start section of this document. In this design a 47-nF capacitor is required to meet these criteria.

### 8.2.2.8 Loop Compensation Calculation

To make sure the right hand plane zero does not impact converter design in CCM operation based on  $V_{IN} = 6 \text{ V}$ ,  $L = 22 \mu\text{H}$ , and  $Co = 10 \mu\text{f}$ , calculated values using Equation 16, the frequency is set at:

$$f_{RHP} = 20.436 \text{ kHz}$$

The double pole associated with the L and Co components is given by Equation 15:

$$f_{1C} = 2.526 \text{ kHz}$$

Using Equation 14:

$$f_{\rm C} = 6.744 \text{ kHz}$$

The zero due to the ESR of the capacitor is beyond the right hand plane zero frequency and can be calculated based on Equation 17 and Equation 23.

So to avoid any instability issues and from the frequency values calculated above the amplifier gain requires a gain roll off much earlier than the double pole of the L and Co components.

So the pole must be set at a much lower frequency to obtain a reasonable phase margin.

Using Equation 18 and choosing a frequency close to 2.9 Hz for the pole frequency, the capacitor value C8 for this application is:

$$C8 = 0.54 \mu F$$

If C8 = 0.1  $\mu$ F standard value, then  $f_P$  = 15.9 Hz.

Copyright © 2009–2014, Texas Instruments Incorporated

### 8.2.2.9 Loop Compensation Response




Figure 12. Loop Compensation Response

Since the pole due to the integrating capacitor C4 is dominant in the compensation loop, the frequency of the pole due to the inductor has no consequence in this situation.

### 8.2.2.10 Output Inductor Selection (LO) For DCM

The maximum inductor value is calculated using Equation 16 and gives a value of  $0.532~\mu H$ . This allows the converter to be in DCM mode over the full operating range.

To operate in this mode with the calculated inductor value, the right hand plane zero frequency has moved to 846 kHz and the cut off frequency is 279.1 kHz.


The double pole due to the L and Co values is 16.25 kHz.

To compensate with either type II or type III loop compensation, the Bode Plot stability criteria must be satisfied.

Figure 14 shows the Efficiency readings for TPS55332 running mostly in DCM mode. When the switching frequency is reduced from 2 MHz to 180 kHz, keeping the Inductance and output load fixed, the converter sees higher peak currents in the switch and inductor. Higher currents lead to losses and thus efficiency readings come out to be lower than when the converter runs in CCM mode.



# 8.2.3 Application Curves





# 9 Power Supply Recommendations

The TPS55332-Q1 device is designed to operate from an input voltage up to 40 V. Ensure that the input supply is well regulated. Furthermore, if the supply voltage in the application is likely to reach negative voltage (for example, reverse battery) a forward diode must be placed at the input of the supply. For the VIN pin, a small ceramic capacitor with a typical value of 0.1µF is recommended. Capacitance de-rating for aging, temperature, and DC bias must be taken into account while determining the capacitor value. Connect a local decoupling capacitor close to the BOOT pin for proper gate drive voltage for the internal MOSFET switch.

Product Folder Links: TPS55332-Q1



# 10 Layout

### 10.1 Layout Guidelines

The recommended guidelines for PCB layout of the TPS55332 device are described in the following sections.

### 10.1.1 Inductor

Use a low EMI inductor with a ferrite type shielded core. Other types of inductors may be used, however they must have low EMI characteristics and be located away from the low power traces and components in the circuit.

### 10.1.2 Input Filter Capacitors

Input ceramic filter capacitors should be located in close proximity of the VIN terminal. Surface mount capacitors are recommended to minimize lead length and reduce noise coupling. Also low ESR and max input ripple current requirements must be satisfied.

### 10.1.3 Feedback

Route the feedback trace such that there is minimum interaction with any noise sources associated with the switching components. Recommended practice is to ensure the inductor is placed away from the feedback trace to prevent EMI noise sourcing.

### 10.1.4 Traces And Ground Plane

All power (high current) traces should be as thick and short as possible. The inductor and output capacitors should be as close to each other as possible. This reduces EMI radiated by the power traces due to high switching currents.

In a two sided PCB it is recommended to have ground planes on both sides of the PCB to help reduce noise and ground loop errors. The ground connection for the input and output capacitors and IC ground should be connected to this ground plane.

In a multi-layer PCB, the ground plane is used to separate the power plane (high switching currents and components are placed) from the signal plane (where the feedback trace and components are placed) for improved performance.

Also arrange the components such that the switching current loops curl in the same direction. Place the high current components such that during conduction the current path is in the same direction. This prevents magnetic field reversal caused by the traces between the two half cycles, helping to reduce radiated EMI.

The power ground terminal for the power FET must also be terminated to the ground plane in the shortest trace possible.

Copyright © 2009-2014, Texas Instruments Incorporated Product Folder Links: TPS55332-Q1



# 10.2 Layout Example




Figure 15. PCB Layout Example



# **Layout Example (continued)**

Switching components (L2, D3, C7, C8) (minimize this loop eara to reduce ringing) Feedback trace away from power path (to avoid noise coupling)




Figure 16. Top Layer

Copyright © 2009–2014, Texas Instruments Incorporated



# **Layout Example (continued)**

Ground connection of input, output capacitors and IC ground connected to ground plane

Figure 17. Bottom Layer

### 10.3 Power Dissipation

The power dissipation losses are applicable for continuous conduction mode operation (CCM).

$$P_{CON} = Io^2 \times Rds_{ON} \times (1 - Vi/Vo)$$
 (conduction losses) (29)

$$P_{SW} = \frac{1}{2} \times Vo \times Io/(1 - D) \times (tr + tf) \times f_{SW}$$
 (switching losses) (30)

$$P_{Gate} = V_{drive} \times Qg \times f_{sw}$$
 (gate drive losses), where  $Qg = 1 \times 10^{-9}$  (nC) (31)

$$P_{IC} = Vi \times Iq\text{-normal}$$
 (supply losses) (32)

$$P_{Total} = P_{CON} + P_{SW} + P_{Gate} + P_{IC} \quad (watts)$$
 (33)

Where:

Vo = Output voltage

Vi = Input voltage

Io = Output current

tr = FET switching rise time (tr max = 40 ns)



### **Power Dissipation (continued)**

tf = FET switching fall time

V<sub>drive</sub> = FET gate drive voltage (typically Vdrive = 6 V and Vdrive max = 8 V)

 $f_{sw}$  = Switching frequency

D = Duty cycle

For given operating ambient temperature, T<sub>Amb</sub>:

$$T_{J} = T_{Amb} + Rth \times P_{Total}$$
 (34)

For a given max junction temperature of  $T_{J-Max} = 150$ °C:

$$T_{Amb-Max} = T_{J-Max} - Rth \times P_{Total}$$
 (35)

Where:

P<sub>Total</sub> = Total power dissipation (watts)

T<sub>Amb</sub> = Ambient temperature in °C


 $T_J$  = Junction temperature in °C

T<sub>Amb-Max</sub> = Maximum ambient temperature in °C

T<sub>J-Max</sub> = Maximum junction temperature in °C

Rth = Thermal resistance of package in (°C/W)

Other factors NOT included in the information above which affect the overall efficiency and power losses are inductor ac and dc losses, and trace resistance and losses associated with the copper trace routing connection.



NOTE: Power de-rating based on JEDEC JESD 51-5 standard board with thermal vias and high-k profile.

Figure 18. Power Dissipation



# 11 Device and Documentation Support

### 11.1 Trademarks

PowerPAD is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

# 11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS55332-Q1



# PACKAGE OPTION ADDENDUM

25-Jul-2014

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS55332QPWPRQ1	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	55332Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





25-Jul-2014

# PACKAGE MATERIALS INFORMATION

www.ti.com 13-Jun-2018

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS55332QPWPRQ1	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 13-Jun-2018



### \*All dimensions are nominal

Device		Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	TPS55332QPWPRQ1	HTSSOP	PWP	20	2000	367.0	367.0	43.0

PWP (R-PDSO-G20)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




# PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-18/AO 01/16

NOTE: A. All linear dimensions are in millimeters


🛕 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



# PWP (R-PDSO-G20)

# PowerPAD™ PLASTIC SMALL OUTLINE



### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.