
- Designed for Signaling Rates[†] Up to 30 Mbps
- Bus-Pin ESD Protection Exceeds 12 kV HBM
- Compatible With ANSI Standard TIA/EIA-485-A and ISO 8482:1987(E)
- Low Skew
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Very Low Disabled Supply-Current Requirements . . . 700 μA Maximum
- Common Mode Voltage Range of –7 V to 12 V
- Thermal-Shutdown Protection
- Driver Positive and Negative Current Limiting
- Open-Circuit Failsafe Receiver Design
- Receiver Input Sensitivity . . . ±200 mV Max
- Receiver Input Hysteresis . . . 50 mV Typ
- Glitch-Free Power-Up and Power-Down Protection
- Available in Q-Temp Automotive
 High Reliability Automotive Applications
 Configuration Control / Print Support
 Qualification to Automotive Standards


description

The SN65LBC176A, SN65LBC176AQ, and SN75LBC176A differential bus transceivers are monolithic, integrated circuits designed for bidirectional data communication on multipoint bus-transmission lines. They are designed for balanced transmission lines and are compatible with ANSI standard TIA/EIA-485-A and ISO 8482. The A version offers improved switching performance over its predecessors without sacrificing significantly more power.

SN65LBC176AQD (Marked as B176AQ) SN65LBC176AD (Marked as BL176A) SN65LBC176AP (Marked as 65LBC176A) SN75LBC176AD (Marked as LB176A) SN75LBC176AP (Marked as 75LBC176A) (TOP VIEW)



logic diagram (positive logic)



Function Tables

DRIVER

INPUT	ENABLE	OUTPUTS
D	DE	A B
Н	Н	H L
L	Н	L H
X	L	Z Z
Open	Н	H L

RECEIVER

DIFFERENTIAL INPUTS VA-VB	ENABLE RE	OUTPUT R
V _{ID} ≥ 0.2 V	L	Н
-0.2 V < V _{ID} < 0.2 V	L	?
V _{ID} ≤ −0.2 V	L	L
X	Н	Z
Open	L	Н

H = high level, L = low level, ? = indeterminate,

X = irrelevant, Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† Signaling rate by TIA/EIA-485-A definition restrict transition times to 30% of the bit duration, and much higher signaling rates may be achieved using a different criteria (see *TYPICAL CHARACTERISTICS* section).




description (continued)

The SN65LBC176A, SN65LBC176AQ, and SN75LBC176A combine a 3-state, differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can externally connect together to function as a direction control. The driver differential outputs and the receiver differential inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or $V_{CC} = 0$. This port features wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications. Very low device supply current can be achieved by disabling the driver and the receiver.

AVAILABLE OPTIONS

	P#	ACKAGE
TA	SMALL OUTLINE (D)	PLASTIC DUAL-IN-LINE
0°C to 70°C	SN75LBC176AD	SN75LBC176AP
-40°C to 85°C	SN65LBC176AD	SN65LBC176AP
-40°C to 125°C	SN65LBC176AQD	_

schematics of inputs and outputs



absolute maximum ratings†

Supply voltage, Voc (see Note 1)	
	I (A or B)	
	Ē)` ´	
	inals and GND, Class 3, A: (see Note 2)	
Bus term	inals and GND, Class 3, B: (see Note 2)	400 V
All termin	als, Class 3, A:	
All termin	als, Class 3, B:	400 V
Continuous total power dissipation	n (see Note 3)	See Dissipation Rating Table
Storage temperature range, T _{stq}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.
 - 2. Tested in accordance with MIL-STD-883C, Method 3015.7
 - 3. The maximum operating junction temperature is internally limited. Use the dissipation rating table to operate below this temperature.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	A		T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW
Р	1000 mW	8.0 mW/°C	640 mW	520 mW	_

[‡] This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}				5.25	V
Voltage at any bus terminal (separately or common	mode), V _I or V _{IC}	-7		12	V
High-level input voltage, VIH	D, DE, and RE	2		VCC	V
Low-level input voltage, V _{IL}	D, DE, and RE	0		0.8	V
Differential input voltage, V _{ID} (see Note 4)				12	V
Heat I was a superior of the s	Driver	-60			A
High-level output current, IOH	Receiver	-8			mA
	Driver			60	
Low-level output current, IOL	Receiver			8	mA
	SN65LBC176AQ	-40		125	
Operating free-air temperature, T _A	SN65LBC176A	-40		85	°C
	SN75LBC176A	0		70	

[§] The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this data sheet. NOTE 4. Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



SN65LBC176A, SN75LBC176A DIFFERENTIAL BUS TRANSCEIVERS

SLLS376D- MAY 2000 - REVISED JULY 2008

driver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	6	MIN	TYP [†]	MAX	UNIT
VIK	Input clamp voltage	$I_{I} = -18 \text{ mA}$				-0.8		V
				SN65LBC176AQ	1.5	4	6	
				SN65LBC176A, SN75LBC176A		4		V
				SN65LBC176AQ	0.9	1.5	6	
VOD	Differential output voltage	$R_L = 54 \Omega$,	See Figure 1	SN65LBC176A	1	1.5	3	V
. 02.				SN75LBC176A	1.1	1.5	3	V
				SN65LBC176AQ	0.9	1.5	6	V
		$V_{test} = -7 V to$	12 V, See Figure 2	SN65LBC176A	1	1.5	3	V
				SN75LBC176A	1.1	1.5	3	V
Δ V _{OD}	Change in magnitude of differential output voltage	See Figures 1 and 2					0.2	V
			SN65LBC176AQ	1.8	2.4	3		
VOC(SS)	Steady-state common-mode output voltage	0	SN65LBC176A, SN75LBC176A	1.8	2.4	2.8	.,	
		See Figure 1 SN65LBC176A SN65LBC176A SN75LBC176A SN75LBC176A			-0.2		0.2	V
$_{\Delta}$ VOC(SS)	Change in steady-state common-mode output voltage				-0.1		0.1	
loz	High-impedance output current	See receiver in	put currents					
l _{IH}	High-level enable input current	V _I = 2 V	V _I = 2 V					μА
I _I L	Low-level enable input current	V _I = 0.8 V						μΑ
los	Short-circuit output current	$-7 \text{ V} \le \text{V}_{\text{O}} \le 12 \text{ V}$			-250		250	mA
		V _I = 0 or V _{CC} , No load Receiver disabled and		ed and driver enabled		5	9	
lcc	Supply current			d driver disabled		0.4	0.7	mA
			Receiver enabled and	d driver enabled		8.5	15	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

driver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST	SN6	5LBC17	6AQ	SN6 SN7	UNIT		
		CONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	
tPLH	Propagation delay time, low-to-high-level output		2		12	2	6	12	ns
tPHL	Propagation delay time, high-to-low-level output	$R_1 = 54 \Omega$,	2		12	2	6	12	ns
tsk(p)	Pulse skew (t _{PLH} - t _{PHL})	$C_{L} = 50 \text{ pF},$			2		0.3	1	ns
t _r	Differential output signal rise time	See Figure 3	1.2		11	4	7.5	11	ns
t _f	Differential output signal fall time]	1.2		11	4	7.5	11	ns
^t PZH	Propagation delay time, high-impedance-to-high-level output	$R_L = 110 \Omega$, See Figure 4			22		12	22	ns
tPZL	Propagation delay time, high-impedance-to-low-level output	$R_L = 110 \Omega$, See Figure 5			25		12	22	ns
tPHZ	Propagation delay time, high-level-to-high- impedance output	$R_L = 110 \Omega$, See Figure 4			22		12	22	ns
t _{PLZ}	Propagation delay time, low-level-to-high- impedance output	$R_L = 110 \Omega$, See Figure 5			22		12	22	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITION	MIN	TYP [†]	MAX	UNIT	
V _{IT+}	Positive-going input threshold voltage	I _O = -8 mA					0.2	V
VIT-	Negative-going input threshold voltage	IO = 8 mA			-0.2			V
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT-})	1 ~				50		mV
VIK	Enable-input clamp voltage	$I_{I} = -18 \text{ mA}$			-1.5	-0.8		V
Vон	High-level output voltage	$V_{ID} = 200 \text{ mV},$	$I_{OH} = -8 \text{ mA},$	See Figure 6	4	4.9		V
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$	$I_{OL} = 8 \text{ mA},$	See Figure 6		0.1	8.0	V
	18.1.1			SN65LBC176AQ	-10		10	
loz	High-impedance-state output current			SN65LBC176A, SN75LBC176A	-1		1	μΑ
		V _{IH} = 12 V, V _{CC} = 5 V				0.4	1	
l.	Bus is and summed	V _{IH} = 12 V,	VCC = 0	Other leader at 0.1/		0.5	1	4
11	Bus input current	$V_{IH} = -7 V$	V _{CC} = 5 V	Other input at 0 V	-0.8	-0.4		mA
		$V_{IH} = -7 V$	VCC = 0	7	-0.8	-0.3		
lіН	High-level enable-input current	V _{IH} = 2 V			-100			μΑ
IIL	Low-level enable-input current	V _{IL} = 0.8 V			-100			μΑ
		.,,	Receiver enabled and driver disabled			4	7	
ICC	Supply current	V _I = 0 or V _{CC} , No load Receiver disabled and driver disabled			0.4	0.7	mA	
		110 1000	Receiver enabled	Receiver enabled and driver enabled		8.5	15	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

receiver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	SN65LBC176AQ			SN6 SN7	UNIT		
			MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
t _{PLH}	Propagation delay time, output↑		7		30	7	13	20	ns
tPHL	Propagation delay time, output↓	V _{ID} = -1.5 V to 1.5 V, See Figure 7	7		30	7	13	20	ns
tsk(p)	Pulse skew (tpHL -tpLH)	Occ riguic 7			6		0.5	1.5	ns
t _r	Rise time, output	See Figure 7			5		2.1	3.3	ns
t _f	Fall time, output	See Figure 7			5		2.1	3.3	ns
^t PZH	Output enable time to high level				50		30	45	ns
tPZL	Output enable time to low level	C _L = 10 pF,			50		30	45	ns
tPHZ Output disable time from high level		See Figure 8			60		20	40	ns
tPLZ	Output disable time from low level				40		20	40	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.



PARAMETER MEASUREMENT INFORMATION






Figure 2. Driver V_{OD3}



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, t_f
 - B. C_L includes probe and jig capacitance.


Figure 3. Driver Test Circuit and Voltage Waveforms



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_$
 - B. CL includes probe and jig capacitance.

Figure 4. Driver Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{f} \leq$ 6 ns, $t_{f} \leq$ 6 ns, $t_{Q} = 50 \Omega$.
 - B. C_L includes probe and jig capacitance.

Figure 5. Driver Test Circuit and Voltage Waveforms






Figure 6. Receiver VOH and VOL



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_$
 - B. C_I includes probe and jig capacitance.

Figure 7. Receiver Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_$

B. C_L includes probe and jig capacitance.

Figure 8. Receiver Test Circuit and Voltage Waveforms






Figure 9. Typical Waveform of Non-Return-To-Zero (NRZ), Pseudorandom Binary Sequence (PRBS) Data at 100 Mbps Through 15m, of CAT 5 Unshielded Twisted Pair (UTP) Cable

TIA/EIA-485-A defines a maximum signaling rate as that in which the transition time of the voltage transition of a logic-state change remains less than or equal to 30% of the bit length. Transition times of greater length perform quite well even though they do not meet the standard definition.




Figure 10




Figure 12




Figure 11

LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT




Figure 13


DRIVER HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT 5 4.5 VOH - High-Level Output Voltage - V V_{CC} = 5.25 V 3.5 3 2.5 $V_{CC} = 5 V$ 2 $V_{CC} = 4.75 V$ 1.5 TA = 25°C 1 0.5 -50 -30 -40 -60 I_{OH} - High-Level Output Current - (mA)

Figure 14

DRIVER DIFFERENTIAL OUTPUT VOLTAGE VS CASE TEMPERATURE 1.5 $V_{CC} = 5 \text{ V}, R_L = 54 \Omega, V_{IH} = 3 \text{ V}$ $V_{CC} = 5 \text{ V}, R_L = 54 \Omega, V_{IH} = 3 \text{ V}$

Figure 15

RECEIVER PROPAGATION TIME **CASE TEMPERATURE** 13.8 $V_{CC} = 5 V$, 13.7 See Figure 7 13.6 TPHL Receiver (ns) 13.5 13.4 13.3 13.2 13.1 13 12.9 -40 25 80 Case Temperature °C Figure 16



DRIVER OUTPUT CURRENT vs SUPPLY VOLTAGE




Figure 18

PACKAGE OPTION ADDENDUM



11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
SN65LBC176AD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BL176A	Samples
SN65LBC176ADG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BL176A	Samples
SN65LBC176ADR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BL176A	Samples
SN65LBC176ADRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BL176A	Samples
SN65LBC176AP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65LBC176A	Samples
SN65LBC176APE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65LBC176A	Samples
SN65LBC176AQD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	B176AQ	Samples
SN65LBC176AQDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		B176AQ	Samples
SN65LBC176AQDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	B176AQ	Samples
SN65LBC176AQDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		B176AQ	Samples
SN75LBC176AD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LB176A	Samples
SN75LBC176ADG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LB176A	Samples
SN75LBC176ADR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LB176A	Samples
SN75LBC176ADRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LB176A	Samples
SN75LBC176AP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	75LBC176A	Samples
SN75LBC176APE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	75LBC176A	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.



PACKAGE OPTION ADDENDUM

11-Apr-2013

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65LBC176A:

Enhanced Product: SN65LBC176A-EP

NOTE: Qualified Version Definitions:

Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Aug-2018

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LBC176ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65LBC176AQDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75LBC176ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Aug-2018



*All dimensions are nominal

1	7 III GITTIOTOTOTO GITO TIOTITICA								
	Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
	SN65LBC176ADR	SOIC	D	8	2500	340.5	338.1	20.6	
	SN65LBC176AQDR	SOIC	D	8	2500	340.5	338.1	20.6	
	SN75LBC176ADR	SOIC	D	8	2500	340.5	338.1	20.6	

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.