

DRV11873 12-V, 3-Phase, Sensorless BLDC Motor Driver


1 Features

- Input Voltage Range: 5 to 16 V
- Six Integrated MOSFETs With 1.5-A Continuous Output Current
- Total Driver H + L $R_{\text{DS(ON)}}$ 450 m Ω
- Sensorless Proprietary BMEF Control Scheme
- 150° Commutation
- Synchronous Rectification PWM Operation
- FG and RD Open-Drain Output
- 5-V LDO for External Use up to 20 mA
- PWM_{IN} Input from 7 to 100 kHz
- Overcurrent Protection With Adjustable Limit Through External Resistor
- Lock Detection
- Voltage Surge Protection
- UVLO
- Thermal Shutdown

2 Applications

- Appliance Cooling Fan
- Desktop Cooling Fan
- Server Cooling Fan

4 Simplified Schematic



3 Description

DRV11873 is a three-phase, sensorless motor driver with integrated power MOSFETs with drive current capability up to 1.5-A continuous and 2-A peak. DRV11873 is specifically designed for fan motor drive applications with low noise and low external component count. DRV11873 has built-in overcurrent protection with no external current sense resistor needed. The synchronous rectification mode of operation achieves increased efficiency for motor driver applications. DRV11873 outputs FG and RD to indicate motor status with open-drain output. A 150° sensorless BEMF control scheme is implemented for a three-phase motor. DRV11873 is available in the thermally-efficient 16-pin TSSOP package. The operation temperature is specified from -40°C to 125°C.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|-------------|-------------------|
| DRV11873 | HTSSOP (16) | 4.40 mm x 5.00 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Table of Contents

| | | | |
|--|----------|--|-----------|
| 1 Features | 1 | 8.2 Functional Block Diagram | 9 |
| 2 Applications | 1 | 8.3 Feature Description..... | 10 |
| 3 Description | 1 | 8.4 Device Functional Modes..... | 11 |
| 4 Simplified Schematic | 1 | 9 Application and Implementation | 13 |
| 5 Revision History | 2 | 9.1 Application Information..... | 13 |
| 6 Pin Configuration and Functions | 3 | 9.2 Typical Application | 13 |
| 7 Specifications | 4 | 10 Power Supply Recommendations | 15 |
| 7.1 Absolute Maximum Ratings | 4 | 11 Layout | 15 |
| 7.2 Handling Ratings..... | 4 | 11.1 Layout Guidelines | 15 |
| 7.3 Recommended Operating Conditions..... | 4 | 11.2 Layout Example | 15 |
| 7.4 Thermal Information | 5 | 12 Device and Documentation Support | 16 |
| 7.5 Electrical Characteristics..... | 6 | 12.1 Trademarks | 16 |
| 7.6 Typical Characteristics..... | 7 | 12.2 Electrostatic Discharge Caution..... | 16 |
| 8 Detailed Description | 9 | 12.3 Glossary | 16 |
| 8.1 Overview | 9 | 13 Mechanical, Packaging, and Orderable Information | 16 |

5 Revision History


Changes from Original (November 2012) to Revision A

Page

- Added *Handling Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section
- Changed f_{PWM} minimum value

6 Pin Configuration and Functions

**PWP Package
16 Pins
(Top View)**



Pin Functions

| PIN | | I/O ⁽¹⁾ | DESCRIPTION |
|-------|-----|--------------------|--|
| NAME | NO. | | |
| FS | 1 | I | Motor parameter adjustment pin. Pull low for lower-speed motor and pull high for high-speed motor. |
| FG | 2 | O | Frequency generator output. The output period is equal to 6 electrical states (FG). |
| RD | 3 | O | In the lock condition, RD output is high through a pullup resistor to V _{CC} or 5 V. |
| VCP | 4 | O | Charge pump output |
| CPP | 5 | O | Charge pump conversion terminal |
| CPN | 6 | O | Charge pump conversion terminal |
| W | 7 | O | Phase W output |
| GND | 8 | — | Ground pin |
| V | 9 | O | Phase V output |
| U | 10 | O | Phase U output |
| VCC | 11 | I | Input voltage for motor and chip supply voltage |
| V5 | 12 | O | 5-V regulator output |
| COM | 13 | I | Motor common terminal input. If the motor does not have a common wire, see Application and Implementation for more details. |
| CS | 14 | I | Overcurrent threshold set-up pin. A resistor set-up current limit is connected between this pin and ground. The voltage across the resistor compares with the voltage converted from the bottom MOSFETs' current. If MOSFETs' current is high, the part goes into the overcurrent protection mode by turning off the top PWM MOSFET and keeping the bottom MOSFET on. $I_{limit}(A) = 6600 / R_{CS} (\Omega)$; Equation valid range: 500 mA < I _{limit} < 2000 mA |
| FR | 15 | I | Set high for reverse rotation. Set low or floating for forward rotation. |
| PWMIN | 16 | I | PWM input pin. The PWM input signal is converted to a fixed switching frequency on the MOSFET driver. |

(1) I = input, O = output, N/A = not available

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)

| | | MIN | MAX | UNIT |
|-------------------------------|--------------------------------|------|-----|------|
| Input voltage ⁽¹⁾ | VCC | -0.3 | 20 | V |
| | CS | -0.3 | 3.6 | |
| | PWMIN, FS, FR | -0.3 | 6 | |
| | GND | -0.3 | 0.3 | |
| | COM | -1 | 20 | |
| Output voltage ⁽¹⁾ | U, V, W | -1 | 20 | V |
| | FG, RD | -0.3 | 20 | |
| | VCP | -0.3 | 25 | |
| | CPN | -0.3 | 20 | |
| | CPP | -0.3 | 25 | |
| | V5 | -0.3 | 6 | |
| T _J | Operating junction temperature | -40 | 125 | °C |

(1) Voltage values are with respect to the network ground terminal unless otherwise noted.

7.2 Handling Ratings

| | | MIN | MAX | UNIT | |
|--------------------|---------------------------|--|-------|------|---|
| T _{stg} | Storage temperature range | -55 | 150 | °C | |
| V _(ESD) | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | -4000 | 4000 | V |
| | | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | -1000 | 1000 | |
| | | Machine model (MM) | -200 | 200 | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|----------------|--------------------------------|------|-----|------|
| Supply voltage | VCC | 5 | 16 | V |
| Voltage range | U, V, W | -0.7 | 17 | V |
| | COM | -0.1 | 17 | |
| | FG, RD | -0.1 | 16 | |
| | PGND, GND | -0.1 | 0.1 | |
| | VCP | -0.1 | 22 | |
| | CPP | -0.1 | 22 | |
| | CPN | -0.1 | 16 | |
| | V5 | -0.1 | 5.5 | |
| | PWMIN, FR, FS | -0.1 | 5.5 | |
| T _J | Operating junction temperature | -40 | 125 | V |

7.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | DRV11873 | UNIT |
|-------------------------------|--|----------|------|
| | | PWP | |
| | | 16 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 39.4 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 30.3 | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 25.6 | |
| Ψ_{JT} | Junction-to-top characterization parameter | 0.5 | |
| Ψ_{JB} | Junction-to-board characterization parameter | 10.2 | |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | 3.6 | |


(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

7.5 Electrical Characteristics

over recommended operating free-air temperature (unless otherwise noted)


| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------|-----------------------------------|---|-------|-------|-------|------------------|
| SUPPLY CURRENT | | | | | | |
| I_{VCC} | Supply current | $T_A = 25^\circ\text{C}$; PWM = V_{CC} ; $V_{CC} = 12\text{ V}$ | | 2.7 | 5 | mA |
| UVLO | | | | | | |
| $V_{UVLO-th_r}$ | UVLO threshold voltage | Rise threshold, $T_A = 25^\circ\text{C}$ | | 4.3 | 4.6 | V |
| $V_{UVLO-th_f}$ | UVLO threshold voltage | Fall threshold, $T_A = 25^\circ\text{C}$ | 3.9 | 4.1 | | V |
| $V_{UVLO-thhys}$ | UVLO threshold voltage hysteresis | $T_A = 25^\circ\text{C}$ | 100 | 200 | 300 | mV |
| INTEGRATED MOSFET | | | | | | |
| $R_{DS(on)}$ | Series resistance (H + L) | $T_A = 25^\circ\text{C}$; $V_{CC} = 12\text{ V}$; $V_{CP} = 19\text{ V}$; $I_{OUT} = 1.5\text{ A}$ | | 0.45 | 0.6 | Ω |
| PWM | | | | | | |
| V_{PWM-IH} | High-level input voltage | $V_{CC} \geq 4.5\text{ V}$ | 2.7 | | | V |
| V_{PWM-IL} | Low-level input voltage | $V_{CC} \geq 4.5\text{ V}$ | | | 0.8 | V |
| f_{PWM} | PWM input frequency | | 7 | | 100 | kHz |
| $I_{PWM-SOURCE}$ | PWM source current | | 35 | 50 | 65 | μA |
| FG | | | | | | |
| $I_{FG-SINK}$ | FG pin sink current | $V_{FG} = 0.3\text{ V}$ | 5 | | | mA |
| $I_{FG-short}$ | FG pin short current limit | $V_{FG} = 12\text{ V}$ | | 20 | 25 | mA |
| RD | | | | | | |
| $I_{RD-SINK}$ | RD pin sink current | $V_{RD} = 0.3\text{ V}$ | 5 | | | mA |
| $I_{RD-short}$ | RD pin short current limit | $V_{RD} = 12\text{ V}$ | | 20 | 25 | mA |
| FR and FS | | | | | | |
| V_{FR-IH} | High-level input voltage | $V_{CC} \geq 4.5\text{ V}$ | 2.3 | | | V |
| V_{FR-IL} | Low-level input voltage | $V_{CC} \geq 4.5\text{ V}$ | | | 0.8 | V |
| V_{FS-th} | FS set threshold voltage | $V_{CC} \geq 4.5\text{ V}$ | 2.3 | | 0.8 | V |
| V5 | | | | | | |
| V5 | 5-V LDO voltage | $V_{CC} = 12\text{ V}$ | 4.75 | 5 | 5.25 | V |
| I_{V5} | 5-V LDO load current | $V_{CC} = 12\text{ V}$ | | 20 | | mA |
| LOCK PROTECTION | | | | | | |
| $t_{LOCK-ON}$ | Lock detect time | FS = 0 | 0.875 | 1.25 | 1.625 | s |
| | | FS = 1 | 0.437 | 0.625 | 0.812 | |
| $t_{LOCK-OFF}$ | Lock release time | FS = 0 | 4.375 | 6.25 | 8.125 | s |
| | | FS = 1 | 2.187 | 3.125 | 4.06 | |
| CURRENT LIMIT | | | | | | |
| | Current limit | CS pin to GND resistor = 3.3 k Ω | 1.7 | 2 | 2.3 | A |
| THERMAL SHUTDOWN | | | | | | |
| T_{SDN} | Shutdown temperature threshold | Shutdown temperature | | 160 | | $^\circ\text{C}$ |
| | | Hysteresis | | 10 | | |

7.6 Typical Characteristics




Input voltage = 12 V PWM duty = 100% FS = 1
t = 20 ms/div

Figure 1. Start Up at 100% Duty




Input voltage = 12 V PWM duty = 10% FS = 1
t = 40 ms/div

Figure 2. Start Up at 10% Duty




Input voltage = 12 V PWM duty = 100% FS = 1
t = 800 μs/div

Figure 3. Normal Operation at 100% Duty




Input voltage = 12 V PWM duty = 50% FS = 1
t = 800 μs/div

Figure 4. Normal Operation at 50% Duty



Input voltage = 12 V PWM duty = 100% FS = 1
t = 1 s/div







Figure 5. Lock Protection



Input voltage = 12 V PWM duty switch from 100% to 20% FS = 1
t = 20 ms/div

Figure 6. AVS Operation

Typical Characteristics (continued)



8.3 Feature Description

8.3.1 Speed Control

DRV11873 can control motor speed through either the PWM_{IN} or V_{CC} pin. Motor speed increases with higher PWM_{IN} duty cycle or V_{CC} input voltage. The curve of motor speed (RPM) vs PWM_{IN} duty cycle or V_{CC} input voltage is close to linear in most cases. However, motor characteristics affect the linearity of this speed curve. DRV11873 can operate at low V_{CC} input voltage ≥ 4.1 V. The PWM_{IN} pin is pulled up to V5 internally and the frequency range can vary from 7 to 100 kHz. The motor driver MOSFETs operate at a constant switching frequency of 125 kHz when the FS pin is pulled high and 62.5 kHz when the FS pin is pulled low. With this high switching frequency, DRV11873 can eliminate audible noise and reduce the ripple of V_{CC} input voltage and current.

8.3.2 Frequency Generator

The FG output is a 50% duty square wave output in the normal operation condition. Its frequency represents the motor speed and phase information. The FG pin is an open-drain output. An external pullup resistor is needed to connect any external system. During the start up, the FG output remains at high impedance until the motor speed reaches a certain level and BEMF is detected. If FG is not used, this pin can be left floating. The FG pin can be tied to either V5 or V_{CC} through a pullup resistor. Normally, the pullup resistor value can be 100 kΩ or higher. During lock protection, the FG output remains high until the lockout protection is dismissed and restart is completed. A current limit function is built in for the FG pin which prevents the open-drain MOSFET from damage if V_{CC} or V5 is accidentally connected to the FG pin. To calculate RPM based on FG frequency, refer to [Equation 1](#).

$$\text{RPM} = \frac{(\text{FG} \times 60)}{\text{pole pairs}}$$

where

- FG is in hertz (Hz)

(1)

8.3.3 FS Setting

DRV11873 can fit a wide range of fan motors by setting the FS pin. For high speed fan motors with low motor winding resistance and low inductance, the FS pin should be pulled high. For low speed fan motors with high motor winding resistance and high inductance, the FS pin should be pulled low. Through FS pin selection, DRV11873 can be used for wide applications from low-speed refrigerator cooling fans to high-speed server cooling fans. FS status can only be set during device power up.

8.3.4 Lock Protection and RD Output

If the motor is blocked or stopped by an external force, the lock protection will be triggered after detection time. During lock detection time, the circuit monitors the FG signal. If the FG output does not change state during the lock detection time, the lock protection will stop driving the motor. After lock release time, DRV11873 resumes driving the motor. If the lock condition is still present, DRV11873 proceeds with the next lock protection cycle until the lock condition is removed. With this lock protection, the motor and device do not get overheated or damaged. A different FS setting determines a different lock detection and lock release time. See the [Electrical Characteristics](#) for the different lock detection and release times.

The RD pin is an open-drain output which can be tied to either V5 or V_{CC} through a pullup resistor. Normally, the pullup resistor value can be 100 kΩ or higher. During the lock protection condition, the RD output remains high until the lock protection is dismissed and restart is completed. A current limit function is built in for the RD pin which prevents the open-drain MOSFET from damage if V_{CC} or V5 is accidentally connected to the RD pin.

8.3.5 Reverse Spin Control FR

DRV11873 has an FR pin to set the motor for forward or reverse spin. During DRV11873 power up, FR status is set. During normal operation, the spin direction of the motor does not change if the FR status is changed. The FR status can be reset if the PWM_{IN} is pulled low; if FS is high, PWM must be pulled low for 300 μs, and if FS is low, PWM must be low for 600 μs. After being pulled down for the appropriate time, the FR status resets upon the PWM rising edge.

Feature Description (continued)

8.3.6 5-V LDO

DRV11873 has a built-in 5-V LDO which can output a 20-mA load current. It can provide 5-V bias voltage for external use. TI recommends a 2.2- μ F ceramic capacitor to connect closely on the PCB layout between the V5 pin and ground.

8.3.7 Overcurrent Protection

DRV11873 can adjust overcurrent through the external resistor connected to the CS pin and ground. Without using an external current sense resistor, DRV11873 senses the current through the power MOSFET. Therefore, no power loss occurs during the current sensing. This current sense architecture improves the system efficiency. Shorting the CS pin to ground disables overcurrent protection. During overcurrent protection, DRV11873 only limits the current to the motor and it does not shut down the operation. The overcurrent threshold can be set by the value of the external resistor through [Equation 2](#).

$$I \text{ (A)} = \frac{6600}{R_{CS} \text{ (\Omega)}} \quad (2)$$

During motor start up, the overcurrent level is increased to 1.5 times the value set by R_{CS} . If the overcurrent protection is triggered during the start up sequence, the motor will fail to start.

8.3.8 UVLO

DRV11873 has a built-in UVLO function block. The hysteresis of the UVLO threshold is 200 mV. The device is locked out when V_{CC} reaches 4.1 V and woken up at 4.3 V.

8.3.9 Thermal Shutdown

DRV11873 has a built-in thermal shutdown function, which shuts down the device when the junction temperature is over 160°C and resumes operating when the junction temperature drops back to 150°C.

8.3.10 Anti-Voltage Surge (AVS)

The DRV11873 has a protection feature to prevent any energy from returning to the power supply when the motor is braked. This feature, AVS, protects the device as well as any other device from allowing V_{CC} from increasing. AVS works when the motor is braked to a lower speed and when the motor is stopped.

8.4 Device Functional Modes

8.4.1 Startup

At startup, commutation logic starts to drive the motor with one phase high, one phase low, and the third shut off. If a zero-cross is detected on the shut off phase, commutation logic advances to the next step; the same phase high, the shut off phase goes low, and the low phase is shut off. Initially, the BEMF is not strong enough to detect the zero crossings, at this very initial stage the commutation switches automatically until the BEMF is large enough to read. In startup mode, 100% duty cycle is applied regardless of PWM input. After the commutation logic receives 4 continuous successful zero-crossings, it switches to normal operation.

In certain cases, the motor may have initial speed when the device attempts to startup the motor again. When this occurs, the commutation logic jumps over the startup process and goes to normal operation directly.

8.4.2 Closed Loop Control

After the motor is started successfully, the start up control switches to steady state operation. In steady state control, the motor is commutated 150°. This is an advanced trapezoidal method that allows the device to drive the phases gradually to the maximum current and gradually to 0 at commutation.

Device Functional Modes (continued)

8.4.3 AVS Protection

When the device is commanded to decelerate or stop the motor, in order to protect the IC and the system, the DRV11873 has AVS protection. This function keeps the voltage supply, V_{CC} , from surging above the nominal value. To do this, the device monitors the current flow in the MOSFETs and is able to sense when the surging starts to occur. The AVS function controls the current, not allowing it to charge back to V_{CC} so that there is no voltage surging.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

DRV11873 only requires five external components. The device needs a 10- μ F or higher ceramic capacitor connected to V_{CC} and ground for decoupling. During layout, the strategy of ground copper pour is very important to enhance the thermal performance. For two or more layers, use eight thermal vias. Refer to [Layout Example](#) for an example of the PCB layout. For high current motors, place three Schottky diodes between phases U, V, W, and ground. Each diode anode terminal must be connected to ground and the cathode terminal must be connected to either U, V, or W. If there is no COM pin on the motor, one can be simulated. Use three resistors connected in a wye formation, one connected to U, one to V, and one to W. Connect the resistor ends opposite of the phases together. This center point is COM. To find the proper resistor value, start with a value of 10 k Ω and continue to decrease by 1 k Ω until the motor runs properly.

9.2 Typical Application




Figure 13. Typical Application Schematic

9.2.1 Design Requirements

Table 1. Design Parameters

| | | MIN | TYP | MAX | UNIT |
|----------------------|---|-----|-----|-----|---------|
| Motor voltage | | 5 | | 16 | V |
| VCC capacitor | Place as close to the pin as possible | | 10 | | μ F |
| Operating current | Running with normal load at rated speed | | | 1.5 | A |
| Absolute max current | During startup and locked motor condition | | | 2 | A |

10 Power Supply Recommendations

The DRV11873 is designed to operate from an input voltage supply, V_{CC} , range between 5 and 16 V. The user must place a 10- μ F ceramic capacitor rated for VCC as close as possible to the VCC and GND pin. If the power supply ripple is more than 200 mV, in addition to the local decoupling capacitors, a bulk capacitance is required and must be sized according to the application requirements. If the bulk capacitance is implemented in the application, the user can reduce the value of the local ceramic capacitor to 1 μ F.

11 Layout

11.1 Layout Guidelines

- Place VCC, GND, U, V, and W pins with thick traces because high current passes through these traces.
- Place the 10- μ F capacitor between VCC and GND, and as close to the VCC and GND pins as possible.
- Place the capacitor between CPP and CPN, and as close to the CPP and CPN pins as possible.
- Place the capacitor between V5 and GND as close to the V5 pin as possible.
- Connect the GND under the thermal pad.
- Keep the thermal pad connection as large as possible, both on the bottom side and top side. It should be one piece of copper without any gaps.

11.2 Layout Example




Figure 17. Layout Example Schematic

12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|----------------------------|-------------------------|----------------------|--------------|-------------------------|----------------|
| DRV11873PWPR | ACTIVE | HTSSOP | PWP | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 11873 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| DRV11873PWPR | HTSSOP | PWP | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| DRV11873PWPR | HTSSOP | PWP | 16 | 2000 | 367.0 | 367.0 | 38.0 |



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

PWP (R-PDSO-G16)

PowerPAD™ PLASTIC SMALL OUTLINE



4073225-3/1 05/11

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

THERMAL PAD MECHANICAL DATA


PWP (R-PDSO-G16) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Top View

Exposed Thermal Pad Dimensions

4206332-6/AO 01/16


NOTE: A. All linear dimensions are in millimeters

 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments

PWP (R-PDSO-G16)

PowerPAD™ PLASTIC SMALL OUTLINE




4207609-3/W 09/15

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
 - F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PWP (R-PDSO-G16)

PowerPAD™ PLASTIC SMALL OUTLINE



4073225-3/1 05/11

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

THERMAL PAD MECHANICAL DATA


PWP (R-PDSO-G16) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-45/AO 01/16

NOTE: A. All linear dimensions are in millimeters

$\triangle B$ Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.