

description

Packages

The TPS2834 and TPS2835 are MOSFET drivers for synchronous-buck power stages. These devices are ideal for designing a high-performance power supply using switching controllers that do not include on-chip MOSFET drivers. The drivers are designed to deliver minimum 2-A peak currents into large capacitive loads. The high-side driver can be configured as ground-reference or as floating-bootstrap. An adaptive dead-time control circuit eliminates shoot-through currents through the main power FETs during switching transitions, and provides high efficiency for the buck regulator. The TPS2834 and TPS2835 have additional control functions: ENABLE, SYNC, and CROWBAR. Both high-side and low-side drivers are off when ENABLE is low. The driver is configured as a nonsynchronous-buck driver disabling the low-side driver when SYNC is low. The CROWBAR function turns on the low-side power FET, overriding the IN signal, for overvoltage protection against faulted high-side power FETs.

NC - No internal connection

The TPS2834 has a noninverting input, while the TPS2835 has an inverting input. These drivers are available in 14-terminal SOIC and thermally enhanced TSSOP PowerPADTM packages and operate over a junction temperature range of -40° C to 125° C.

Related Synchronous MOSFET Drivers

DEVICE NAME	ADDITIONAL FEATURES	INPUTS		
DEVICE NAME	ADDITIONAL FEATURES	INFUIS		
TPS2830	ENABLE OVALO LOBOVEAD		Noninverted	
TPS2831	ENABLE, SYNC, and CROWBAR	CMOS	Inverted	
TPS2832	WO 514 PL 5 01410 10 DOMPAD	01400	Noninverted	
TPS2833	W/O ENABLE, SYNC, and CROWBAR	CMOS	Inverted	
TPS2836	MANO ENIARI E OVAIO I OROMBAR		Noninverted	
TPS2837	W/O ENABLE, SYNC, and CROWBAR	TTL	Inverted	



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated.




AVAILABLE OPTIONS

	PACKAGED DEVICES			
TJ	SOIC (D)	TSSOP (PWP)		
– 40°C to 125°C	TPS2834D TPS2835D	TPS2834PWP TPS2835PWP		

The D and PWP packages are available taped and reeled. Add R suffix to device type (e.g., TPS2834DR)

functional block diagram





Terminal Functions

TERMI	TERMINAL		PERCENTENT			
NAME	NO.	1/0	DESCRIPTION			
воот	14	I	Bootstrap terminal. A ceramic capacitor is connected between BOOT and BOOTLO to develop the floating bootstrap voltage for the high-side MOSFET. The capacitor value is typically between 0.1 μ F and 1 μ F.			
BOOTLO	11	0	This terminal connects to the junction of the high-side and low-side MOSFETs.			
CROWBAR	3	I	CROWBAR can to be driven by an external OVP circuit to protect against a short across the high-side MOSFET. If CROWBAR is driven low, the low-side driver will be turned on and the high-side driver will be turned off, independent of the status of all other control terminals.			
DT	6	I	Dead-time control terminal. Connect DT to the junction of the high-side and low-side MOSFETs.			
ENABLE	1	I	If ENABLE is low, both drivers are off.			
HIGHDR	12	0	Output drive for the high-side power MOSFET			
IN	2	I	Input signal to the MOSFET drivers (noninverting input for the TPS2834; inverting input for the TPS2835).			
LOWDR	10	0	Output drive for the low-side power MOSFET			
NC	4, 9, 13		No internal connection			
PGND	7		Power ground. Connect to the FET power ground.			
SYNC	5	I	Synchronous rectifier enable terminal. If SYNC is low, the low-side driver is always off; If SYNC is high, the low-side driver provides gate drive to the low-side MOSFET.			
VCC	8	Ī	Input supply. Recommended that a 1-μF capacitor be connected from V _{CC} to PGND.			

detailed description

low-side driver

The low-side driver is designed to drive low r_{DS(on)} N-channel MOSFETs. The current rating of the driver is 2 A, source and sink.

high-side driver

The high-side driver is designed to drive low $r_{DS(on)}$ N-channel MOSFETs. The current rating of the driver is 2 A, source and sink. The high-side driver can be configured as a GND-reference driver or as a floating bootstrap driver. The internal bootstrap diode is a Schottky, for improved drive efficiency. The maximum voltage that can be applied from BOOT to ground is 30 V.

dead-time (DT) control

Dead-time control prevents shoot-through current from flowing through the main power FETs during switching transitions by controlling the turnon times of the MOSFET drivers. The high-side driver is not allowed to turn on until the gate drive voltage to the low-side FET is low, and the low-side driver is not allowed to turn on until the voltage at the junction of the power FETs (Vdrain) is low; the TTL-compatible DT terminal connects to the junction of the power FETs.

ENABLE

The ENABLE terminal enables the drivers. When enable is low, the output drivers are low. ENABLE is a TTL-compatible digital terminal.

IN

The IN terminal is a TTL-compatible digital terminal that is the input control signal for the drivers. The TPS2834 has a noninverting input; the TPS2835 has an inverting input.



SLVS223B - NOVEMBER 1999 - REVISED AUGUST 2002

detailed description (continued)

SYNC

The SYNC terminal controls whether the drivers operate in synchronous or nonsynchronous mode. In synchronous mode, the low-side FET is operated as a synchronous rectifier. In nonsynchronous mode, the low-side FET is always off. SYNC is a TTL-compatible digital terminal.

CROWBAR

The CROWBAR terminal overrides the normal operation of the driver. When CROWBAR is low, the low-side FET turns on to act as a clamp, protecting the output voltage of the dc/dc converter against overvoltages due to a short across the high-side FET. VIN should be fused to protect the low-side FET. CROWBAR is a TTL-compatible digital terminal.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage range, V _{CC} (see Note 1)	_0.3 \/ to 16 \/
Input voltage range: BOOT to PGND (high-side driver ON)	
BOOTLO to PGND	–0.3 V to 16 V
BOOT to BOOTLO	–0.3 V to 16 V
ENABLE, SYNC, and CROWBAR	–0.3 V to 16 V
IN	–0.3 V to 16 V
DT	0.3 V to 30 V
Continuous total power dissipation	. See Dissipation Rating Table
Operating virtual junction temperature range, T _J	–40°C to 125°C
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Unless otherwise specified, all voltages are with respect to PGND.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	T _A = 70°C	T _A = 85°C
PWP with solder [‡]	2668	26.68 mW/°C	1467	1067
PWP without solder [‡]	1024	10.24 mW/°C	563	409
D	749	7.49 mW/°C	412	300

JUNCTION-CASE THERMAL RESISTANCE TABLE

PWP	Junction-case thermal resistance	2.07 °C/W

[‡] Test Board Conditions:

- 1. Thickness: 0.062"
- 2. $3'' \times 3''$ (for packages <27 mm long)
- 3. $4'' \times 4''$ (for packages >27 mm long)
- 4. 2-oz copper traces located on the top of the board (0.071 mm thick)
- 5. Copper areas located on the top and bottom of the PCB for soldering
- 6. Power and ground planes, 1-oz copper (0.036 mm thick)
- 7. Thermal vias, 0.33 mm diameter, 1.5 mm pitch
- 8. Thermal isolation of power plane

For more information, refer to TI technical brief literature number SLMA002.



SLVS223B - NOVEMBER 1999 - REVISED AUGUST 2002

recommended operating conditions

		MIN	NOM MA	K UNIT
Supply voltage,	Vcc	4.5	1	5 V
Input voltage	BOOT to PGND	4.5	2	8 V

electrical characteristics over recommended operating virtual junction temperature range, V_{CC} = 6.5 V, ENABLE = High, C_L = 3.3 nF (unless otherwise noted)

supply current

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vсс	Supply voltage range		4.5		15	V
		V(ENABLE) = LOW, VCC =15 V			100	
		V _(ENABLE) = HIGH, V _{CC} =15 V		300	400	μΑ
VCC	Quiescent current			3		mA

NOTE 2: Ensured by design, not production tested.

SLVS223B - NOVEMBER 1999 - REVISED AUGUST 2002

electrical characteristics over recommended operating virtual junction temperature range, V_{CC} = 6.5 V, ENABLE = High, C_L = 3.3 nF (unless otherwise noted) (continued)

output drivers

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		Duty cycle < 2%, t _{pw} < 100 µs (see Note 2)	V(BOOT) - V(BOOTLO) = 4.5 V, V(HIGHDR) = 4 V	0.7	1.1			
	High-side sink (see Note 3)		V(BOOT) - V(BOOTLO) = 6.5 V, V(HIGHDR) = 5 V	1.1	1.5		А	
		(300 11010 2)	V(BOOT) - V(BOOTLO) = 12 V, V(HIGHDR) = 10.5 V	2	2.4			
			V(BOOT) - V(BOOTLO) = 4.5 V, V(HIGHDR) = 0.5V	1.2	1.4			
Peak output current	High-side source (see Note 3)	Duty cycle < 2%, t _{pw} < 100 μs (see Note 2)	V(BOOT) - V(BOOTLO) = 6.5 V, V(HIGHDR) = 1.5 V	1.3	1.6		Α	
		(666 11616 2)	V(BOOT) - V(BOOTLO) = 12 V, V(HIGHDR) = 1.5 V	2.3	2.7			
		Duty cycle < 2%,	V _{CC} = 4.5 V, V _(LOWDR) = 4 V	1.3	1.8			
	Low-side sink (see Note 3)	t _{pw} < 100 μs	V _{CC} = 6.5 V, V _(LOWDR) = 5 V	2	2.5		A	
		(see Note 2)	$V_{CC} = 12 \text{ V}, V_{(LOWDR)} = 10.5 \text{ V}$	3	3.5			
	Low-side source (see Note 3)	Duty cycle < 2%,	V _{CC} = 4.5 V, V _{LOWDR})) = 0.5V	1.4	1.7			
		t _{pw} < 100 μs (see Note 2)	V _{CC} = 6.5 V, V _(LOWDR)) = 1.5 V	2	2.4			
			V _{CC} = 12 V, V _(LOWDR0) = 1.5 V	2.5	3			
	High-side sink (see Note 3)		V(BOOT) - V(BOOTLO) = 4.5 V, V(HIGHDR) = 0.5 V			5		
			V(BOOT) - V(BOOTLO) = 6.5 V, V(HIGHDR) = 0.5 V			5	Ω	
			V(BOOT) - V(BOOTLO) = 12 V, V(HIGHDR) = 0.5 V			5		
			V(BOOT) - V(BOOTLO) = 4.5 V, V(HIGHDR) = 4 V			75	Ω	
Output resistance	High-side source (see Note 3	3)	V(BOOT) - V(BOOTLO) = 6.5 V, V(HIGHDR)= 6 V			75		
resistance			V(BOOT) - V(BOOTLO) = 12 V, V(HIGHDR) =11.5 V			75		
			$V_{(DRV)} = 4.5 \text{ V}, V_{(LOWDR)} = 0.5 \text{ V}$			9		
	Low-side sink (see Note 3)		$V_{(DRV)} = 6.5 \text{ V}, V_{(LOWDR)} = 0.5 \text{ V}$			7.5	Ω	
			$V_{(DRV)} = 12 \text{ V}, V_{(LOWDR)} = 0.5 \text{ V}$			6		
			V(DRV) = 4.5 V, V(LOWDR) = 4 V			75		
	Low-side source (see Note 3))	V _(DRV) = 6.5 V, V _(LOWDR) = 6 V			75	Ω	
			V _(DRV) = 12 V, V _(LOWDR) = 11.5 V			75		

NOTES: 2: Ensured by design, not production tested.

3. The pullup/pulldown circuits of the drivers are bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current from the bipolar and MOSFET transistors. The output resistance is the $r_{DS(on)}$ of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor.



electrical characteristics over recommended operating virtual junction temperature range, $V_{CC} = 6.5 \text{ V}$, ENABLE = High, $C_L = 3.3 \text{ nF}$ (unless otherwise noted) (continued)

dead-time control

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
٧ıн	High-level input voltage	LOWDD	Over the Manager (see Note 2)	0.7V _{CC}			
V_{IL}	Low-level input voltage	LOWDR	Over the V _{CC} range (see Note 2)			1	V
V_{IH}	High-level input voltage	DT	Over the V renge	2			V
V _{IL}	Low-level input voltage	וטו	Over the V _{CC} range			1	V

NOTE 2: Ensured by design, not production tested.

digital control terminals (IN, CROWBAR, SYNC, ENABLE)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH	High-level input voltage	O conthact /	2			V
VIL	Low-level input voltage	Over the V _{CC} range			1	V


switching characteristics over recommended operating virtual junction temperature range, ENABLE = High, C_L = 3.3 nF (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		V(BOOT) = 4.5 V, V(BOOTLO) = 0 V			60		
	HIGHDR output (see Note 2)	$V_{(BOOT)} = 6.5 \text{ V}, V_{(BOOTLO)} = 0 \text{ V}$			50	ns	
Disations		$V_{(BOOT)} = 12 \text{ V}, V_{(BOOTLO)} = 0 \text{ V}$			50		
Rise time		V _{CC} = 4.5 V			40		
	LOWDR output (see Note 2)	V _{CC} = 6.5 V			30	ns	
		V _{CC} = 12 V			30		
		V(BOOT) = 4.5 V, V(BOOTLO) = 0 V			50		
	HIGHDR output (see Note 2)	V(BOOT) = 6.5 V, V(BOOTLO) = 0 V			40	ns	
Fall Care		$V_{(BOOT)} = 12 \text{ V}, V_{(BOOTLO)} = 0 \text{ V}$			40		
Fall time	LOWDR output (see Note 2)	V _{CC} = 4.5 V			40		
		V _{CC} = 6.5 V			30	ns	
		V _{CC} = 12 V			30		
	HIGHDR going low (excluding dead time) (see Note 2)	V(BOOT) = 4.5 V, V(BOOTLO) = 0 V			95		
		V(BOOT) = 6.5 V, V(BOOTLO) = 0 V			80	ns	
	dead lime) (dee Note 2)	V(BOOT) = 12 V, V(BOOTLO) = 0 V			70		
Propagation delay time	LOWDR going high (excluding	V(BOOT) = 4.5 V, V(BOOTLO) = 0 V			80		
	dead time) (see Note 2)	V _(BOOT) = 6.5 V, V _(BOOTLO) = 0 V			70	ns	
		V(BOOT) = 12 V, V(BOOTLO) = 0 V			60		
		V _{CC} = 4.5 V			80		
Propagation delay time	LOWDR going low (excluding	V _{CC} = 6.5 V			70	ns	
	dead time) (see Note 2)	V _{CC} = 12 V			60		
		V _{CC} = 4.5 V	40		170		
Driver nonoverlap time	DT to LOWDR and LOWDR to	V _{CC} = 6.5 V	25		135	ns	
• • •	HIGHDR (see Note 2)	V _{CC} = 12 V	15		85		

NOTE 2: Ensured by design, not production tested.



TYPICAL CHARACTERISTICS








Figure 1








tf - Fall Time - ns

HIGH-TO-LOW PROPAGATION DELAY TIME


TYPICAL CHARACTERISTICS

LOW-TO-HIGH PROPAGATION DELAY TIME SUPPLY VOLTAGE, LOW TO HIGH LEVEL tpLH - Low-to-High Propagation Delay Time - ns C_L = 3.3 nF T_J = 25°C Low Side V_{CC} - Supply Voltage - V Figure 5



LOW-TO-HIGH PROPAGATION DELAY TIME JUNCTION TEMPERATURE PLH - Low-to-High Propagation Delay Time - ns $V_{CC} = 6.5 \text{ V}$ $C_{L} = 3.3 \text{ nF}$ **High Side** Low Side -50 T_.I - Junction Temperature - °C

Figure 7



TYPICAL CHARACTERISTICS






Figure 16

TYPICAL CHARACTERISTICS




Figure 15

APPLICATION INFORMATION

Figure 17 shows the circuit schematic of a 100-kHz synchronous-buck converter implemented with a TL5001A pulse-width-modulation (PWM) controller and a TPS2835 driver. The converter operates over an input range from 4.5 V to 12 V and has a 3.3-V output. The circuit can supply 3 A continuous load. The converter achieves an efficiency of 94% for $V_{IN} = 5$ V, $I_{load} = 1$ A, and 93% for $V_{IN} = 5$ V, $I_{load} = 3$ A.




Figure 17. 3.3-V 3-A Synchronous-Buck Converter Circuit



SLVS223B - NOVEMBER 1999 - REVISED AUGUST 2002

APPLICATION INFORMATION

Great care should be taken when laying out the PC board. The power-processing section is the most critical and will generate large amounts of EMI if not properly configured. The junction of Q1, Q2, and L1 should be very tight. The connection from Q1 drain to the positive sides of C5, C10, and C11 and the connection from Q2 source to the negative sides of C5, C10, and C11 should be as short as possible. The negative terminals of C7 and C12 should also be connected to Q2 source.

Next, the traces from the MOSFET driver to the power switches should be considered. The BOOTLO signal from the junction of Q1 and Q2 carries the large gate drive current pulses and should be as heavy as the gate drive traces. The bypass capacitor (C14) should be tied directly across V_{CC} and PGND.

The next most sensitive node is the FB node on the controller (terminal 4 on the TL5001A). This node is very sensitive to noise pickup and should be isolated from the high-current power stage and be as short as possible. The ground around the controller and low-level circuitry should be tied to the power ground as the output. If these three areas are properly laid out, the rest of the circuit should not have other EMI problems and the power supply will be relatively free of noise.







17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2834D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2834	Samples
TPS2834DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2834	Samples
TPS2834DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2834	Samples
TPS2834PWP	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS2834	Samples
TPS2834PWPR	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS2834	Samples
TPS2835D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2835	Samples
TPS2835PWP	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS2835	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

17-Mar-2017

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Aug-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2834DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TPS2834PWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 24-Aug-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2834DR	SOIC	D	14	2500	367.0	367.0	38.0
TPS2834PWPR	HTSSOP	PWP	14	2000	367.0	367.0	38.0

PWP (R-PDSO-G14)

PowerPAD ™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G14) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



·

Exposed Thermal Pad Dimensions

4206332-2/AO 01/16

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G14)

PowerPAD™ PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




PWP (R-PDSO-G14) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

Top View

4206332-44/AO 01/16

NOTE: A. All linear dimensions are in millimeters

🛕 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G14)

PowerPAD™ PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.