

Features

- 100% EAS Guaranteed
- Green Device Available
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- Advanced high cell density Trench technology

Description


The D18N06M is the high cell density trenched N-ch MOSFETs, which provide excellent R_{DS(on)} and gate charge for most of the synchronous buck converter applications.

The D18N06M meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

Product Summary

BVDSS	R _{DS(on)}	I _D
60V	50mΩ	18A

TO-252 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	60	V
V _{GS}	Gate-Source Voltage	±20	V
I _D @T _C =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	18	A
I _D @T _C =100°C	Continuous Drain Current, V _{GS} @ 10V ¹	11	A
I _D @T _A =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	4.5	A
I _D @T _A =70°C	Continuous Drain Current, V _{GS} @ 10V ¹	3.6	A
I _{DM}	Pulsed Drain Current ²	40	A
EAS	Single Pulse Avalanche Energy ³	22	mJ
I _{AS}	Avalanche Current	21	A
P _D @T _C =25°C	Total Power Dissipation ⁴	31.3	W
P _D @T _A =25°C	Total Power Dissipation ⁴	2	W
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-ambient ¹	---	62	°C/W
R _{θJC}	Thermal Resistance Junction-Case ¹	---	4	°C/W

Electrical Characteristics ($T_J=25\text{ }^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	60	---	---	V
$\Delta BV_{DSS}/\Delta T_J$	BVDSS Temperature Coefficient	Reference to 25°C , $I_D=1mA$	---	0.044	---	$V/^\circ\text{C}$
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=10V, I_D=15A$	---	42	50	m Ω
		$V_{GS}=4.5V, I_D=7A$	---	44	60	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=250\mu A$	1.0	---	2.5	V
$\Delta V_{GS(th)}$	$V_{GS(th)}$ Temperature Coefficient		---	-4.8	---	$mV/^\circ\text{C}$
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=48V, V_{GS}=0V, T_J=25^\circ\text{C}$	---	---	1	μA
		$V_{DS}=48V, V_{GS}=0V, T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{DS}=5V, I_D=15A$	---	25.3	---	S
R_g	Gate Resistance	$V_{DS}=0V, V_{GS}=0V, f=1MHz$	---	2.5	---	Ω
Q_g	Total Gate Charge (10V)	$V_{DS}=48V, V_{GS}=10V, I_D=15A$	---	19	---	nC
Q_{gs}	Gate-Source Charge		---	2.5	---	
Q_{gd}	Gate-Drain Charge		---	5	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=30V, V_{GS}=10V, R_G=3.3\Omega, I_D=15A$	---	2.8	---	ns
T_r	Rise Time		---	16.6	---	
$T_{d(off)}$	Turn-Off Delay Time		---	21.2	---	
T_f	Fall Time		---	5.6	---	
C_{iss}	Input Capacitance	$V_{DS}=15V, V_{GS}=0V, f=1MHz$	---	1027	---	pF
C_{oss}	Output Capacitance		---	65	---	
C_{rss}	Reverse Transfer Capacitance		---	46	---	
Diode Characteristics						
I_S	Continuous Source Current ^{1,6}	$V_G=V_D=0V, \text{Force Current}$	---	---	18	A
I_{SM}	Pulsed Source Current ^{2,6}		---	---	40	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0V, I_S=1A, T_J=25^\circ\text{C}$	---	---	1.2	V
t_{rr}	Reverse Recovery Time	$I_F=15A, di/dt=100A/\mu s, T_J=25^\circ\text{C}$	---	12.2	---	nS
Q_{rr}	Reverse Recovery Charge		---	7.3	---	nC

Note :

- The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- The EAS data shows Max. rating . The test condition is $V_{DD}=25V, V_{GS}=10V, L=0.1mH, I_{AS}=21A$
- The power dissipation is limited by 150°C junction temperature
- The data is theoretically the same as I_D and I_S , in real applications , should be limited by total power dissipation.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs G-S Voltage




Fig.3 Source Drain Forward Characteristics




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs T_J




Fig.6 Normalized $R_{DS(on)}$ vs T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Unclamped Inductive Switching Waveform

TO-252 Package Outline



SYMBOLS	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	2.10	--	2.50	0.083	--	0.098
B	0.30	--	0.89	0.012	--	0.035
B2	0.40	--	1.14	0.016	--	0.045
B3	0.60	--	1.00	0.024	--	0.039
C	0.40	--	0.89	0.016	--	0.035
D	5.30	--	6.25	0.209	--	0.246
D2	0.50	--	1.70	0.020	--	0.067
D3	2.20	--	3.40	0.087	--	0.134
D4	4.32	--	--	0.170	--	--
D5	5.21	--	--	0.205	--	--
E	6.30	--	6.73	0.248	--	0.265
E2	4.80	--	5.46	0.189	--	0.215
F	0.00	--	0.30	0.000	--	0.012
G	9.20	--	10.41	0.362	--	0.410
H	0.90	--	1.95	0.035	--	0.077
H2	0.50	--	1.10	0.020	--	0.043
e	--	2.30	--	--	0.091	--

Friendship Reminder

- JiNan JingHeng (hereinafter referred to as JH) reserves the right to make changes to this document and its products and specifications at anytime without notice.

- Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.

- JH makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does JH assume any liability for application assistance or customer product design.

- JH does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.

- No license is granted by implication or otherwise under any intellectual property rights of JH.

- JH's products are not authorized for use as critical components in life support devices or systems without express written approval of JH.