











#### SN54LVCH245A, SN74LVCH245A

SCES008P-JULY 1995-REVISED JULY 2014

# SNx4LVCH245A Octal Bus Transceivers With 3-State Outputs

#### **Features**

- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 6.3 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)  $<0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Bus Hold on Data Inputs Eliminates the Need for External Pullup or Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

#### 2 Applications

- Servers
- PCs and Notebooks
- **Network Switches**
- Wearable Health and Wellness Devices
- Telecom Infrastructures
- Electronic Points of Sale

#### 3 Description


SN54LVCH245A octal bus transceiver is designed for 2.7-V to 3.6-V V<sub>CC</sub> operation, and the SN74LVCH245A octal bus transceiver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation. Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SSOP (20)	7.20 mm × 5.30 mm
	TVSOP (20)	5.00 mm × 4.40 mm
SNx4LVCH245A	SOIC (20)	12.80 mm × 7.50 mm
	SSOP (20)	12.60 mm × 5.30 mm
	TSSOP (20)	6.50 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# Simplified Schematic



To Seven Other Channels



## **Table of Contents**

1	Features 1	9 Detailed Description	11
2	Applications 1	9.1 Overview	<mark>1</mark> 1
3	Description 1	9.2 Functional Block Diagram	<b>1</b> 1
4	Simplified Schematic 1	9.3 Feature Description	<b>1</b> 1
5	Revision History2	9.4 Device Functional Modes	<b>1</b> 1
6	Pin Configuration and Functions	10 Application and Implementation	12
7	Specifications5	10.1 Application Information	12
•	7.1 Absolute Maximum Ratings	10.2 Typical Application	12
	7.1 Absolute Maximum Ratings	11 Power Supply Recommendations	13
	7.3 Recommended Operating Conditions	12 Layout	13
	7.4 Thermal Information	12.1 Layout Guidelines	13
	7.5 Electrical Characteristics	12.2 Layout Example	13
	7.6 Switching Characteristics, SN54LVCH245A	13 Device and Documentation Support	14
	7.7 Switching Characteristics, SN74LVCH245A 8	13.1 Related Links	14
	7.8 Switching Characteristics, SN74LVCH245A8	13.2 Trademarks	14
	7.9 Operating Characteristics	13.3 Electrostatic Discharge Caution	14
	7.10 Typical Characteristics	13.4 Glossary	
8	Parameter Measurement Information 10	14 Mechanical, Packaging, and Orderable Information	14


# **5 Revision History**


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


C	nanges from Revision O (December 2005) to Revision P	Page
•	Updated document to new TI data sheet standards.	1
•	Deleted Ordering Information table.	1
•	Updated I <sub>off</sub> Feature bullet	1
•	Updated I <sub>off</sub> Feature bulletAdded Military Disclaimer to Features list.	1
•	Added Applications.	1
•	Added Device Information table.	
•	Added Handling Ratings table	5
•	Changed MAX operating temperature to 125°C.	6
•	Added Thermal Information table.	6
•	Added –40°C TO 125°C to Electrical Characteristics table	7
•	Added data to -40°C TO 85°C Switching Characteristics table.	8
•	Added Switching Characteristics table for -40°C to 125°C for SN74LVCH245A.	8
•	Added data to Operating Characteristics table.	8
•	Added Typical Characteristics.	9
•	Added Detailed Description section	11
•	Added Application and Implementation section	12
_		



## 6 Pin Configuration and Functions







#### **Pin Functions**

ı	PIN	1/0	PEOGRAPION
NO.	NAME	I/O	DESCRIPTION
1	DIR	_	Direction pin
2	A1	I/O	A1 input or output
3	A2	I/O	A2 input or output
4	А3	I/O	A3 input or output
5	A4	I/O	A4 input or output
6	A5	I/O	A5 input or output
7	A6	I/O	A6 input or output
8	A7	I/O	A7 input or output
9	A8	I/O	A8 input or output
10	GND		Ground pin
11	Y8	I/O	Y8 input or output
12	Y7	I/O	Y7 input or output
13	Y6	I/O	Y6 input or output
14	Y5	I/O	Y5 input or output
15	Y4	I/O	Y4 input or output
16	Y3	I/O	Y3 input or output
17	Y2	I/O	Y2 input or output
18	Y1	I/O	Y1 input or output
19	ŌĒ	I	Output enable
20	VCC	_	Power pin

Copyright © 1995–2014, Texas Instruments Incorporated

Submit Documentation Feedback



# GQN OR ZQN PACKAGE (TOP VIEW)




Table 1. Pin Assignments for GQN or ZQN Packages

	1	2	3	4
Α	A1	DIR	$V_{CC}$	ŌĒ
В	A3	B2	A2	B1
С	A5	A4	B4	В3
D	A7	B6	A6	B5
E	GND	A8	B8	B7



#### 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range (2)		-0.5	6.5	V
Vo	Voltage range applied to any output in the hi	igh-impedance or power-off state <sup>(2)</sup>	-0.5	6.5	V
Vo	Voltage range applied to any output in the hi	igh or low state (2)(3)	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	ge	-65	150	°C
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Copyright © 1995–2014, Texas Instruments Incorporated

<sup>2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The value of V<sub>CC</sub> is provided in the *Recommended Operating Conditions* table.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			SN54LVCH245A		SN74LV	CH245A	
			MIN	MAX	MIN	MAX	UNIT
\/	Cupply voltage	Operating	2	3.6	1.65	3.6	V
$V_{CC}$	Supply voltage	Data retention only	1.5		1.5		V
		V <sub>CC</sub> = 1.65 V to 1.95 V			0.65 × V <sub>CC</sub>		
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$			1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$				$0.35 \times V_{CC}$	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$				0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		0.8	
$V_{I}$	Input voltage		0	5.5	0	5.5	V
\/	Output valtage	High or low state	0	$V_{CC}$	0	$V_{CC}$	V
$V_{O}$	Output voltage	3-state	0	5.5	0	5.5	V
		V <sub>CC</sub> = 1.65 V				-4	
	High level output ourrent	$V_{CC} = 2.3 \text{ V}$				8–	mA
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12		-12	mA
		$V_{CC} = 3 V$		-24		-24	
		V <sub>CC</sub> = 1.65 V				4	
	Lavelaval autout aumant	V <sub>CC</sub> = 2.3 V				8	A
l <sub>OL</sub>	Low-level output current	$V_{CC} = 2.7 \text{ V}$		12		12	mA
		$V_{CC} = 3 V$		24		24	
Δt/Δν	Input transition rise or fall rate			10		10	ns/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	125	°C

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, (SCBA004).

#### 7.4 Thermal Information

1.4 111	iermai milormation								
				SN	174LVCH24	5A			
	THERMAL METRIC <sup>(1)</sup>	DB	DGV	DW	GQN or ZQN	NS	PW	RGY	UNIT
					20 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	94.5	114.7	88.3	129.3	74.7	102.5	41.4	
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	56.2	29.8	51.1	75.3	40.5	35.9	47.7	
$R_{\theta JB}$	Junction-to-board thermal resistance	49.7	56.2	50.9	77.6	42.3	53.5	17.1	
ΨЈТ	Junction-to-top characterization parameter	18.1	0.8	20.0	2.6	14.3	2.2	1.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	49.2	55.5	50.5	73.2	41.9	52.9	17.1	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	n/a	n/a	9.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

Copyright © 1995–2014, Texas Instruments Incorporated



#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

			CNEAL	/CUD4EA		-40°C	TO 85°C	-40°C	TO 125°C		
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	SN54LVCH245A		SN74L	VCH245A	SN74LVCH245A		UNIT		
			MIN	TYP	MAX	MIN	TYP <sup>(1)</sup> MAX	MIN	TYP <sup>(1)</sup> MAX		
	100.04	1.65 V to 3.6 V				V <sub>CC</sub> - 0.2		V <sub>CC</sub> - 0.2			
	I <sub>OH</sub> = -100 μA	2.7 V to 3.6 V	V <sub>CC</sub> - 0.2								
$V_{OH}$	$I_{OH} = -4 \text{ mA}$	1.65 V				1.2		1.2		V	
* OH	$I_{OH} = -8 \text{ mA}$	2.3 V				1.7		1.7			
	1. 10 m A	2.7 V	2.2			2.2		2.2			
	$I_{OH} = -12 \text{ mA}$	3 V	2.4			2.4		2.4			
	I <sub>OH</sub> = -24 mA	3 V	2.2			2.2		2.2			
	I - 100 uA	1.65 V to 3.6 V					0.2		0.20		
	I <sub>OL</sub> = 100 μA	2.7 V to 3.6 V			0.2						
$V_{OL}$	I <sub>OL</sub> = 4 mA	1.65 V					0.45		0.45	V	
	I <sub>OL</sub> = 8 mA	2.3 V					0.7		0.7		
	I <sub>OL</sub> = 12 mA	2.7 V			0.4		0.4		0.4	ļ.	
	I <sub>OL</sub> = 24 mA	3 V			0.55		0.55		0.55		
I <sub>I</sub> Control inputs	V <sub>I</sub> = 0 to 5.5 V	3.6 V			±5		±5		±5	μΑ	
I <sub>off</sub>	$V_I$ or $V_O = 5.5 \text{ V}$	0					±10		±20	μΑ	
	V <sub>I</sub> = 0.58 V	1.65 V				25		25			
	V <sub>I</sub> = 1.07 V	1.05 V				-25		-25			
	V <sub>I</sub> = 0.7 V	221/				45		45			
I <sub>I(hold)</sub>	V <sub>I</sub> = 1.7 V	2.3 V				-45		-45		μΑ	
	V <sub>I</sub> = 0.8 V	3 V	75			75		75			
	V <sub>I</sub> = 2 V	3 V	-75			-75		-75			
	$V_I = 0$ to 3.6 $V^{(2)}$	3.6 V			±500		±500		±500		
I <sub>OZ</sub> <sup>(3)</sup>	$V_{O} = 0 \text{ V or } (V_{CC} \text{ to 5.5 V})$	2.3 V to 3.6 V			±15		±5		±15	μΑ	
	V <sub>I</sub> = V <sub>CC</sub> or GND				10		10		10		
Icc	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5$ $\text{I}_{\text{O}} = 0$	3.6 V			10		10		10	μΑ	
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V			500		500		500	μА	
C <sub>i</sub> Control inputs	$V_I = V_{CC}$ or GND	3.3 V		4	12		4			pF	
C <sub>io</sub> A or B port	$V_O = V_{CC}$ or GND	3.3 V		5.5	12		5.50			pF	

All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . This is the bus-hold maximum dynamic current required to switch the input from one state to another. For the total leakage current in an I/O port, please consult the  $I_{\text{I(hold)}}$  specification for the input voltage condition  $0 \text{ V} < V_I < V_{CC}$ , and the  $I_{OZ}$  specification for the input voltage conditions  $V_I = 0 \text{ V}$  or  $V_I = V_{CC}$  to 5.5 V. The bus-hold current, at input voltage greater than  $V_{CC}$ , is negligible.

<sup>(4)</sup> This applies in the disabled state only.



## 7.6 Switching Characteristics, SN54LVCH245A

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER FROM (INPUT)				SN54LV	CH245A		
		TO (OUTPUT)		7 V	V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	B or A		8	1	7	ns
t <sub>en</sub>	ŌĒ	A or B		9.5	1	8.5	ns
t <sub>dis</sub>	ŌĒ	A or B		8.5	1	7.5	ns

#### 7.7 Switching Characteristics, SN74LVCH245A

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

				SN74LV	CH245A			
	FDOM	то		-40°C ⁻	ГО 85°C			
PARAMETER	FROM (INPUT)	(OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 2.7 V	V <sub>CC</sub> = 3. ± 0.3	.3 V V	UNIT
			MIN MAX	MIN MAX	MIN MAX	MIN	MAX	
t <sub>pd</sub>	A or B	B or A	12.7	8.3	7.3	1.5	6.3	ns
t <sub>en</sub>	ŌĒ	A or B	15.3	10.5	9.5	1.5	8.5	ns
t <sub>dis</sub>	ŌĒ	A or B	17	9.5	8.5	1.5	7.5	ns
t <sub>sk(o)</sub>			1	1	1		1	ns

#### 7.8 Switching Characteristics, SN74LVCH245A

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

						5	SN74LV	CH245A					
	EDOM	TO (OUTPUT)	TEST CONDITIONS	−40°C TO 125°C									
PARAMETER	FROM (INPUT)				V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		2.7 V	V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>pd</sub>	A or B	B or A			13.7		9.1		7.8	1.5	6.7	ns	
t <sub>en</sub>	ŌE	A or B			16.8		12		10	1.5	9.1	ns	
t <sub>dis</sub>	ŌE	A or B			18		10.5		8.7	1.5	7.8	ns	
t <sub>PLH</sub>	Α	Υ	C - 50 pF	5.4	7.5	1	8.5	1	8.5	1	9.5	20	
t <sub>PHL</sub>	A	I	$C_L = 50 pF$	5.4	7.5	1	8.5	1	8.5	1	9.5	ns	
t <sub>PZH</sub>	ŌĒ	Υ	$C_1 = 50 pF$	6.2	9.3	1	10.5	1	10.5	1	11.5	ns	
t <sub>PZL</sub>	)L	Į.	C <sub>L</sub> = 30 μr	6.2	9.3	1	10.5	1	10.5	1	11.5	110	
t <sub>PHZ</sub>	ŌĒ	Υ	C <sub>L</sub> = 50 pF	6.7	9.2	1	10.5	1	10.5	1	11	20	
t <sub>PLZ</sub>	OE	r	C <sub>L</sub> = 50 pr	6.7	9.2	1	10.5	1	10.5	1	11	ns	
t <sub>sk(o)</sub>	<u>'</u>		$C_L = 50 pF$		1 <sup>(1)</sup>		1		1		1	ns	

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

#### 7.9 Operating Characteristics


 $T_A = 25^{\circ}C$ 

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
	Power dissipation capacitance	Outputs enabled	f = 10 MHz	42	43	47	pF	
C <sub>pd</sub>	per transceiver	Outputs disabled	1 = 10 NIH2	1	1	2		

Submit Documentation Feedback



# 7.10 Typical Characteristics







Figure 2. SN74LVCH245A TPD Across Temperature at 3.3 V




#### 8 Parameter Measurement Information



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

V	INF	PUTS	V	V	•		V
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	R <sub>L</sub>	$V_{\Delta}$
1.8 V ± 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤ <b>2</b> ns	V <sub>CC</sub> /2	2 × V <sub>CC</sub>	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50~\Omega$ .
- D. The outputs are measured one at a time with, one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback



## 9 Detailed Description


#### 9.1 Overview

The SN54LVCH245A octal bus transceiver is designed for 2.7-V to 3.6-V  $V_{CC}$  operation, and the SN74LVCH245A octal bus transceiver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation. Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

These devices are designed for asynchronous communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so the buses are effectively isolated.

These devices are fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by  $\overline{OE}$  or DIR.

#### 9.2 Functional Block Diagram



#### 9.3 Feature Description

- Wide operating voltage range from 1.65 V to 3.6 V
- · Allows down voltage translation
- Inputs accept voltages to 5.5 V
- I<sub>off</sub> feature allows voltages on the inputs and outputs when V<sub>CC</sub> is 0 V

#### 9.4 Device Functional Modes

**Table 2. Function Table** 

INP	UTS	ODEDATION					
ŌĒ	DIR	OPERATION					
L	L	B data to A bus					
L	Н	A data to B bus					
Н	Χ	Isolation					

Copyright © 1995–2014, Texas Instruments Incorporated

Submit Documentation Feedback



#### 10 Application and Implementation

#### 10.1 Application Information

The SN74LVCH245A device is a high-drive CMOS device that can be used for a multitude of bus interface type applications where the data needs to be transmitted and received. It can produce 24 mA of drive current at 3.3 V. Therefore, this device is ideal for driving multiple outputs and for high-speed applications up to 100 Mhz. The inputs are 5.5-V tolerant allowing the devices to translate down to  $V_{\rm CC}$ .

#### 10.2 Typical Application




Figure 4. Typical Application Diagram

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.


#### 10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - Rise time and fall time specs: See  $(\Delta t/\Delta V)$  in the *Recommended Operating Conditions* table.
  - Specified high and low levels: See (V<sub>IH</sub> and V<sub>IL</sub>) in the Recommended Operating Conditions table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommend Output Conditions
  - Load currents should not exceed 25 mA per output and 50 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.



#### **Typical Application (continued)**

#### 10.2.3 Application Curves



#### 11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ f is recommended; if there are multiple  $V_{CC}$  pins, then 0.01  $\mu$ f or 0.022  $\mu$ f is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ f and a 1  $\mu$ f are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 12 Layout

#### 12.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 6 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.

#### 12.2 Layout Example




Figure 6. Layout Diagram



#### 13 Device and Documentation Support

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54LVCH245A	Click here	Click here	Click here	Click here	Click here
SN74LVCH245A	Click here	Click here	Click here	Click here	Click here

#### 13.2 Trademarks

All trademarks are the property of their respective owners.

#### 13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback





17-Mar-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9754301Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9754301Q2A SNJ54LVCH 245AFK	Samples
5962-9754301QRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9754301QR A SNJ54LVCH245AJ	Samples
5962-9754301QSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9754301QS A SNJ54LVCH245AW	Samples
5962-9754301V2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9754301V2A SNV54LVCH 245AFK	Samples
5962-9754301VRA	ACTIVE	CDIP	J	20	20	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9754301VR A SNV54LVCH245AJ	Samples
5962-9754301VSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9754301VS A SNV54LVCH245AW	Samples
SN74LVCH245ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245ADBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245ADGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245ADGVRE4	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH245A	Samples
SN74LVCH245ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH245A	Samples
SN74LVCH245ADWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH245A	Samples





www.ti.com

17-Mar-2017

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LVCH245ANSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH245A	Samples
SN74LVCH245APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245APWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245APWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245APWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245APWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245APWTG4	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245ARGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LCH245A	Samples
SN74LVCH245ARGYRG4	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LCH245A	Samples
SN74LVCH245AZQNR	ACTIVE	BGA MICROSTAR JUNIOR	ZQN	20	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245AZXYR	ACTIVE	BGA MICROSTAR JUNIOR	ZXY	20	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	KH245A	Samples
SNJ54LVCH245AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9754301Q2A SNJ54LVCH 245AFK	Samples
SNJ54LVCH245AJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9754301QR A SNJ54LVCH245AJ	Samples
SNJ54LVCH245AW	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9754301QS A SNJ54LVCH245AW	Samples

#### PACKAGE OPTION ADDENDUM



ww.ti.com 17-Mar-2017

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LVCH245A, SN54LVCH245A-SP, SN74LVCH245A:

Catalog: SN74LVCH245A, SN54LVCH245A

Military: SN54LVCH245A





17-Mar-2017

• Space: SN54LVCH245A-SP


NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 6-May-2017


### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity AO

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCH245ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVCH245ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVCH245ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LVCH245ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LVCH245APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVCH245APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVCH245APWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVCH245APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVCH245ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
SN74LVCH245AZQNR	BGA MI CROSTA R JUNI OR	ZQN	20	1000	330.0	12.4	3.3	4.3	1.6	8.0	12.0	Q1
SN74LVCH245AZXYR	BGA MI CROSTA R JUNI OR	ZXY	20	2500	330.0	12.4	2.8	3.3	1.0	4.0	12.0	Q2

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 6-May-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCH245ADBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74LVCH245ADGVR	TVSOP	DGV	20	2000	367.0	367.0	35.0
SN74LVCH245ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LVCH245ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LVCH245APWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74LVCH245APWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74LVCH245APWRG4	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74LVCH245APWT	TSSOP	PW	20	250	367.0	367.0	38.0
SN74LVCH245ARGYR	VQFN	RGY	20	3000	367.0	367.0	35.0
SN74LVCH245AZQNR	BGA MICROSTAR JUNIOR	ZQN	20	1000	336.6	336.6	28.6
SN74LVCH245AZXYR	BGA MICROSTAR JUNIOR	ZXY	20	2500	336.6	336.6	28.6

# W (R-GDFP-F20)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.


  D. Index point is provided on cap for terminal identification only.

  E. Falls within Mil—Std 1835 GDFP2—F20



# ZQN (R-PBGA-N20)

# PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BC-2.
- D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).





PLASTIC BALL GRID ARRAY




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).



PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



# RGY (R-PVQFN-N20)


#### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-4/P 03/14

NOTE: All linear dimensions are in millimeters



# RGY (R-PVQFN-N20)

# PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

#### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150



SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.