# WINSTAR Display

# **OLED SPECIFICATION**

#### Model No:


# WEO002002A

#### **General Specification**

ltem	Dimension	Unit
Number of Characters	20 Characters x 2 Lines	
Module dimension	84.5 x 19.28 x 2.17	mm
View area	75.52 x 13.52	mm
Active area	73.52 x 11.52	mm
Dot size	0.62 x 0.67	mm
Dot pitch	0.65 x 0.70	mm
Character size	3.22 x 5.57	mm
Character pitch	3.70 x 5.95	mm
LCD type	OLED, Monochrome	
Duty	1/16	
IC	SSD1311	

**N** WINSTAR

WEO002002A



### **Contour Drawing & Block Diagram**

# **Interface Pin Function**

Pin No.	Symbol	Pin Type	Description				
1	NC		No connection				
2	VSL	Р	This is segment voltage (output low level) reference pin. When external VSL is not used, this pin should be left open. When external VSL is used, connect with resistor and diode to ground (details depend on application).				
3	VSS	Р	Ground pin. It must be connected to external ground.				
4	REGVDD	Ι	Internal VDD regulator selection pin in 5V I/O application mode. When this pin is pulled HIGH, internal VDD regulator is enabled (5V I/O application). When this pin is pulled LOW, internal VDD regulator is disabled (Low voltage I/O application).				
5	SHLC	Ι	This pin is used to determine the Common output scanning direction.   COM scan direction   SHLC COM scan direction   1 COM0 to COM31 (Normal)   0 COM31 to COM0 (Reverse)				
			Note (1) 0 is connected to VSS (2) 1 is connected to VDDIO				
6	SHLS	I	This pin is used to change the mapping between the display data column address and the Segment driver.   SEG scan direction   SHLS SEG direction   1 SEG0 to SEG99 (Normal)   0 SEG99 to SEG0 (Reverse)   Note (1) 0 is connected to VSS   (2) 1 is connected to VDDIO				
7	VDD	P	Power supply for core logic operation. VDD can be supplied externally or regulated internally. In LV IO application (internal VDD is disabled), this is a power input pin. In 5V IO application (internal VDD is enabled), VDD is regulated internally from VDDIO. A capacitor should be connected between VDD and VSS under all circumstances.				
8	VDDIO	Р	Low voltage power supply and power supply for interface logic level in both Low Voltage I/O and 5V I/O application. It should match with the MCU interface voltage level and must be connected to external source.				
9	BS0	Ι	MCU bus interface selection pins. Select appropriate logic				

**WINSTAR** 

10	BS1		setting as described in the following table. BS2, BS1 and BS0 are				
11	BS2		pin select.				
11	<b>D</b> 52		Bus Interface selection				
			BS[2:0] Interface				
			000 Serial Interface				
			001 Invalid				
			010 1 <sup>2</sup> C 011 Invalid				
			011 Invalid 100 8-bit 6800 parallel				
			101 4-bit 6800 parallel				
			110 8-bit 8080 parallel				
			111 4-bit 8080 parallel				
			Note				
			(1) 0 is connected to VSS				
10	CDIO	T/O	(2) 1 is connected to VDDIO				
12	GPIO	I/O	It is a GPIO pin. Details refer to OLED command DCh.				
13	CS#	Ι	This pin is the chip select input connecting to the MCU.				
			The chip is enabled for MCU communication only when CS# is				
			pulled LOW (active LOW).				
			In I2C mode, this pin must be connected to VSS.				
14	RES#	Ι	This pin is reset signal input.				
		-	When the pin is pulled LOW, initialization of the chip is executed.				
			Keep this pin pull HIGH during normal operation.				
15	D/C#	Ι	This pin is Data/Command control pin connecting to the MCU.				
10	Dien	1	When the pin is pulled HIGH, the data at D[7:0] will be				
			interpreted as data.				
			When the pin is pulled LOW, the data at D[7:0] will be transferred				
			to a command register.				
			In I2C mode, this pin acts as SA0 for slave address selection.				
			When serial interface is selected, this pin must be connected to				
1.6			VSS.				
16	R/W#(WR#)	I	This pin is read / write control input pin connecting to the MCU				
		Kan	interface.				
			When 6800 interface mode is selected, this pin will be used as				
		1	Read/Write (R/W#) selection input. Read mode will be carried out				
			when this pin is pulled HIGH and write mode when LOW.				
		V	When 8080 interface mode is selected, this pin will be the Write				
	CY		(WR#) input. Data write operation is initiated when this pin is				
$\sim$			pulled LOW and the chip is selected.				
Arran			When serial or I2C interface is selected, this pin must be				
ASS STORES STORES							

17	E(RD#)	Ι	This pin is MCU interface input. When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected. When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I2C interface is selected, this pin must be					
18	D0	I/O	connected to VSS. These pins are bi-directional data bus connecting to the MCU data					
19	D1	10	bus.					
			Unused pins are recommended to the LOW.					
20	D2		When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 will be the serial data input: SID and D2 will be					
21	D3		the serial data output: SOD.					
22	D4		When I2C mode is selected, D2, D1 should be tied together and					
23	D5		serve as SDAout, SDAin in application and D0 is the serial clock input, SCL.					
24	D6							
25	D7							
26	IREF	Ι	This pin is the segment output current reference pin. IREF is supplied externally. A resistor should be connected between this pin and VSS to maintain current of around 15uA.					
27	ROM0	Ι	These pins are used to select Character ROM; select appropriate					
28	ROM1		logic setting as described in the following table. ROM1 and					
_	-		ROM0 are pin select as shown in below table: Character ROM selection					
			ROM1   ROM0   ROM     0   0   A     0   1   B     1   0   C     1   1   S/W selectable <sup>(3)</sup>					
			Note (1) 0 is connected to VSS					
	CY		<ul><li>(1) 0 is connected to VSS</li><li>(2) 1 is connected to VDDIO</li></ul>					
29	OPR0	Ι	This pin is used to select the character number of character					
30	OPR1		generator.					
30			Character RAM selection					
	7		OPR1   OPR0   CGROM   CGRAM     1   1   256   0					
			0 1 248 8					
			1 0 250 6 0 0 240 8					
			Note (1) 0 is connected to VSS (2) 1 is connected to VDDIO					

**WINSTAR** 

31	VCOMH	Р	COM signal deselected voltage level.		
			A capacitor should be connected between this pin and VSS.		
			No external power supply is allowed to connect to this pin.		
32	VCC	Р	Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.		
33	NC	—	No connection		

### **Absolute Maximum Ratings**

ltem	Symbol	Min	Max	Unit
Input Voltage	VI	-0.3	VDD	V
Supply Voltage For Logic	VDD-V <sub>SS</sub>	-0.3	3.6	V
Operating Temperature	T <sub>OP</sub>	-40	+80	°C
Storage Temperature	T <sub>ST</sub>	-40	+80	°C

# **Electrical Characteristics**

Item	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage For Logic	VDD-VSS		2.8	3.0	3.3	V
Supply Voltage For Display	VCC	<b>X</b> -X	8	9	10	V
Input High Volt.	VIH	D <sup>Y</sup>	0.8 VDD	_	_	V
Input Low Volt.	VIL		—	_	0.2VDD	V
Output High Volt.	VOH	IOH=-0.5mA	0.9 VDD	_	—	V
Output Low Volt.	VOL	IOL=0.5mA			0.1 VDD	V
50% Check Board operating Current	ICC	VCC=9V	14	15	18	mA