

AFBR-57B4APZ

DC-50 MBaud 850 nm Multimode LC Duplex SFP Transceiver



Description

The SFP transceiver provides system designers the ability to implement DC-50 MBaud data transmission over 2 km with (62.5 $\mu\text{m}/125~\mu\text{m})$ multimode fibers. The transceiver supports LC duplex connector and is lead free, RoHS compliant. Using the 2-wire serial interface defined in the SFF-8472 MSA, the AFBR-57B4APZ provides real-time information on module temperature, transmitter supply voltage and receiver average input power.

Transmitter

The transmitter consists of 850 nm Class 1 laser compliant VCSEL with an integrated driver IC. The VCSEL driver operates at 3.3V. It receives LVTTL electrical input and converts it into a modulated current driving the VCSEL. The VCSEL is packaged in an optical subassembly.

The optimized lens system of the optical subassembly couples the emitted optical power very efficiently into multimode fibers.

Receiver

The receiver uses a fully integrated single-chip solution that provides excellent immunity to EMI and fast transient dV/dt rejection. The receiver directly converts optical signal to a digital LVTTL/LVCMOS signal. The receiver operates at 3.3V.

Module Package

The transceiver package is compatible with the Small Form Pluggable (SFP) MSA with the LC duplex connector option. The hot-pluggable capability of the SFP package allows the module to be installed even when host is online and operating. The transceiver requires a 3.3V DC power supply for optimal performance.

Features

- Data rate support from DC to 50 MBaud
- Single 3.3V power supply
- Manufactured in an ISO 9001 certified facility
- 850 nm VCSEL transmitter
- Link distance up to 2 km with 62.5 μm/125 μm multimode fiber
- Low current and low power dissipation
- Hot pluggable SFP connector
- Compatible with SFP MSA specification
- Class 1 FDA IEC60825-1 laser safety compliant
- Operating temperature –40°C to +85°C
- Excellent EMI and EMC behavior
- Integrated 850 nm VCSEL and driver IC with LVTTL input logic transmitter
- Integrated PIN diode and digitalizing IC with LVTTL output logic receiver


Applications

- Power substation automation
- HVDC
- Industrial networking over multimode fiber

Transceiver Functional Diagram

Figure 1 shows the major functional components of the transceiver.

Figure 1: Transceiver Functional Diagram



Data I/O

The transceiver is designed to accept industry-standard LVTTL signals. The transceiver provides a DC-coupled data interface that is loaded with a current source of 15 µA toward an internal reference voltage (1.2V).

Regulatory Compliance

See PCB Pin Connections for transceiver Regulatory Compliance performance. The overall equipment design will determine the certification level. The transceiver performance is offered as a figure of merit to assist the designer.

Electrostatic Discharge (ESD)

There are two conditions where immunity to ESD damage is important. Regulatory Compliance documents the transceiver's immunity to both of these conditions. The first condition is static discharge to the transceiver when handling; for example, when the transceiver is inserted into the transceiver port. To protect the transceiver, it is important to use normal ESD handling procedures. The ESD sensitivity of the transceiver is compatible with typical industry production environments. The second condition is static discharge to the exterior of the host equipment chassis after installation. To the extent at which the duplex LC optical interface is exposed to outer part of the host equipment chassis, transceiver may be subjected to system-level ESD events. The ESD performance of the transceiver exceeds typical industry standards.

Electromagnetic Interference (EMI)

Equipment designs using these transceivers from Broadcom® shall meet the requirements of CENELEC EN 55032:2012.

The metal housing and shielded design of the transceiver minimizes the EMI challenge faced by the host equipment designers. The transceivers provide superior EMI performance.

Eye Safety

These transceivers provide Class 1 eye safety by design. Broadcom has tested the transceiver design for compliance with the requirements listed in PCB Pin Connections under normal operating conditions and under a single fault condition.

Flammability

The AFBR-57B4APZ transceiver housing is made of high strength, heat and chemical resistant metal and UL-94V-0 flame retardant plastic.

Regulatory Compliance

Feature	Test Method	Performance
Electrostatic Discharge (ESD) to the electrical pins	JEDEC JESD22-A114	Meets Class 2 (2000V to 3999V). Withstands up to 2000V applied between electrical pins.
Electrostatic Discharge (ESD) to the Duplex LC Receptacle	Variation of IEC 61000-4-2	Typically withstands at least 9 kV without damage when the LC connector receptacle is contacted by a Human Body Model probe.
		Typically withstands 15 kV air discharge on LC-connector receptacle.
Electromagnetic Interference (EMI)	FCC Class B, CENELEC EN 55032:2012 (CISPR 32) Class B	System margins are dependent on customer board and chassis design.
Immunity	Variation of IEC 61000-4-3 Std C37.90.2-2004	Typically shows no measurable effect from a 20 V/m field swept from 80 MHz to 1 GHz applied to the transceiver without a chassis enclosure.
Eye Safety	EN 60950-1 EN 60825-1 EN 60825-2	Compliant per Broadcom, testing under single fault conditions.
RoHS Compliance	_	Reference to RoHS Directive 2011/65EU


Digital Diagnostic Interface and Serial Identification

The 2-wire serial interface is based on ATMEL AT24C02C series EEPROM protocol. Conventional EEPROM memory (bytes 0 to 255 at memory address 0xA0) is organized in compliance with SFF-8074i. As an enhancement, the transceiver is compatible to SFF-8472. This enhancement offers digital diagnostic information at bytes 0 to 255 at memory address 0xA2. In addition to monitoring of the VCSEL drive current and photodiode current, the interface also monitors the supply voltage and the module ambient temperature. The transmitter voltage supply must be provided for the digital diagnostic interface to operate.

Pin Description

Figure 2 shows top and bottom of PCB board.

Figure 2: PCB Pin Connection



PCB Pin Connections


The following table lists the pins and their functions.

Pin	Name	Function/Description	MSA Notes
1	VEET	Transmitter Ground	а
2	NC	Not Connected	b
3	VEER	Receiver Ground	
4	MOD-DEF2	Module Definition 2: 2-wire serial ID interface	С
5	MOD-DEF1	Module Definition 1: Two wire serial ID interface	С
6	MOD-DEF0	Module Definition 0: Grounded in module	С
7	NC	Not Connected	
8	NC	Not Connected	
9	VEER	Receiver Ground	а
10	VEER	Receiver Ground	а
11	VEER	Receiver Ground	а
12	VEER	Receiver Ground	
13	RD+	Receiver Data Out	d, e
14	VEER	Receiver Ground	а
15	VCCR	Receiver Power 3.3V	
16	VCCT	Transmitter Power 3.3V	

Pin	Name	Function/Description	MSA Notes
17	VEET	Transmitter Ground	а
18	TD+	Transmitter Data In	e, f
19	VEET	Transmitter Ground	
20	VEET	Transmitter Ground	а

- a. Transmitter and Receiver grounds are connected together in the transceiver PCB.
- b. The product label showing a "B" next to the date code (for example, "1830 B") indicates that the module is programmed with firmware revision "B". Firmware revision "B" configures Pin 2 as a high impedance input pin.
- c. MOD-DEF 0, 1, 2 are the module definition pins. They should be pulled up with a 4.7 k Ω to 10 k Ω resistor on the host board to a supply less than VCCT + 0.3V or VCCR + 0.3V. In order to use this interface, supply 3.3V to VCCT.
 - MOD-DEF0 is grounded by the module to indicate that the module is present.
 - MOD-DEF1 is the clock line of the two-wire serial interface.
 - MOD-DEF2 is the data line of the two-wire serial interface.
- d. RD+: The receiver data output. The pin is LVTTL output logic.
- e. Optical and electrical signal is non-inverted.
- f. TD+: The transmitter input. The pin is LVTTL input logic.

Figure 3: Recommended Application Circuitry



Mechanical Dimensions and Module Drawings

Figure 4: Mechanical Dimensions






Figure 5: SFP Host Board Mechanical Layout






LEGEND

- 1. PADS AND VIAS ARE CHASSIS GROUND
- 2. THR OUGH HOLES, PLATING OPTIONAL
- 3. HATCHED AREA DENOTES COMPONENT AND TRACE KEEPOUT (EXCEPT CHASSIS GROUND)
- 4. AREA DENOTES COMPONENT KEEPOUT (TRACES ALLOWED)

DIMENSIONS ARE IN MILLIMETERS

Figure 6: SFP Assemblies Drawing



Absolute Maximum Ratings

Exposure to the absolute maximum ratings for extended periods can adversely affect device reliability. It should not be assumed that limiting values of more than one parameter can be applied to the products at the same time.

Parameter	Symbol	Min.	Max.	Unit	Notes
Storage Temperature	T _s	-40	+100	°C	
Supply Voltage	V _{cc}	-0.5	3.63	V	
Operating Relative Humidity	ф	_	95	%	а
Data Input Voltage	V _i	-0.5	V _{cc}	V	
Data output current	Io	_	10	mA	

a. Normal operating humidity range is up to 85%. 95% humidity conditions at 70°C must not exceed 16 hours.

Recommended Operating Conditions

All the data in this specification refers to the operating conditions above and over lifetime unless otherwise stated.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Ambient Operating Temperature	T _c	-40	_	+85	°C	а
Supply Voltage	V _{cc}	3.0	3.3	3.6	V	
Signaling rate	В	DC	_	50	MBaud	b

a. Electrical and optical specifications of the product are guaranteed across recommended ambient operating temperature only.

Transmitter Electrical Characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Supply Current	I _{cc}	_	12	15	mA	а
Power Dissipation	P _{diss}	_	36	55	mW	
Input Voltage Low	V _{IL}	0.0	_	0.8	V	
Input Voltage High	V _{IH}	2.0	_	V _{cc}	V	
Data Input Capacitance	C _{in}	_	5	_	pF	
Data Input Resistance	R _{in}	_	80	_	kΩ	
Propagation Delay	T _{PD}	_	6	15	ns	

a. Typical values are for room temperature at 3.3V. The value is the combined current consumption of the transmitter, DMI block, and A0 memory.

b. Characterized with 50 MBaud, PRBS27-1 pattern.

Receiver Electrical Characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Supply Current	I _{CC}	_	20	30	mA	а
Power Dissipation	P _{diss}	_	66	108	mW	а
Data Output Rise Time (10% to 90%)	t _r	_	1.7	5.0	ns	а
Data Output Fall Time (10% to 90%)	t _f	_	1.3	5.0	ns	а
Data Output High	V _{OH}	2.0	_	Vcc	V	b
Data Output Low	V _{OL}	-0.3	_	0.8	V	b
Pulse Width Distortion subsequent pulses	R _{PWDS}	-4	_	+4	ns	c, d, e, f
Pulse Width Distortion 1st to 3rd Pulse	R _{PWD1}	-8	_	+8	ns	e, f, g
Propagation Delay	R _{PD}	_	8	30.0	ns	

- a. Typical values are for room temperature at 3.3V.
- b. RD+ data is LVTTL output logic.
- c. Optical input of 50 MBaud PRBS-7 pattern and 50% duty cycle.
- d. Pulse width is measured at 50% threshold using a rising edge trigger and PRBS-7 pattern.
- e. If data rate is below 1 MBaud, the pulse width distortion would be equal to the pulse width distortion of the 1st to 3rd pulses for higher data rates
- f. Limits are valid for running the receiver with an ideal light input source.
- g. The threshold of the 1st pulse of a data sequence is difficult to adjust and therefore the pulse width distortion up to the 3rd pulse is higher than for all other pulses (worst case for the 1st pulse). This strongly depends on the quality of the rising and falling edge of the optical input. The faster the edges the smaller the pulse width variation. Furthermore lower data rates would result in the same issue as all the pulse become 1st pulses.

Transmitter Optical Characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Output Optical Power (Peak)	Po	-14.0	-11.0	-8	dBm	а
62.5 μm/125 μm NA = 0.275 Fiber						
Extinction Ratio	ER	10	20	_	dB	
Central Wavelength	λ _C	805	845	865	nm	
Spectral width - FWHM	Δ_{λ}	_	0.5	5	nm	
Optical Rise Time (20% to 80%)	t _r	_	0.5	4	ns	b, c
Optical Fall Time (20% to 80%)	t _f	_	0.3	3	ns	b, c
Pulse width distortion first pulse	T _{PWD1}	- 7	_	+2	ns	b, d
Pulse width distortion subsequent pulses	T _{PWDS}	-5	_	+2	ns	b, e

- a. Optical values are measured over the specified operating voltage and temperature ranges. The peak power can be converted to an average value by subtracting 3 dB.
- b. Measured with 1.25 Gb/s optical to electrical converter.
- c. Measured with 20% to 80% markers to achieve stable results.
- d. First pulse width is measured with a long period of low pulses followed by a high pulse.
- e. Pulse width is measured at 50% threshold using a rising edge trigger tested with PRBS-7 pattern.

Receiver Optical Characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Input Optical Power (Peak)	P _{in}	-25.0	_	-7.0	dBm	а
Input Optical Power (Peak) Off State	Р	_	-34.0	_	dBm	
Operating Wavelength	0	800	_	870	nm	

- a. This specification is intended to indicate the performance of the receiver section of the transceiver when Optical Input Power signal characteristics are present as per the following definitions:
 - Over the specified operating temperature and voltage ranges
 - Bit Error Rate (BER) is better than or equal to 1x10⁻¹⁰
 - Transmitter is operating to simulate any cross-talk present between the transmitter and receiver sections of the transceiver.
 - Fiber: 62.5 μ m/125 μ m, NA = 0.275;

Digital Diagnostics Monitoring Interface

The transceiver features an enhanced digital diagnostic interface, compliant to the *Digital Diagnostic Monitoring Interface* for Optical Transceivers SFF-8472 Multi-source Agreement (MSA). Refer to the MSA document to access information on the range of options, both hardware and software, available to the host system for utilizing the available digital diagnostic features.

The enhanced digital interface allows real-time access to device operating parameters. In addition, it fully incorporates the functionality needed to implement digital alarms and warnings, as defined by the SFF-8472 MSA. With the digital diagnostic monitoring interface, the user has capability of performing component monitoring, fault isolation and failure prediction in their transceiver-based applications. The diagnostic monitoring interface (DMI) has two 256-byte memory maps in EEPROM which are accessible over a 2-wire interface: the serial ID memory map at address 1010000X (0xA0) and the digital diagnostic memory map at address 1010001X (0xA2).

The serial ID memory map contains a serial identification and vendor specific information. This information is read-only.

The digital diagnostic memory map contains device operating parameters as well as alarm and warning flags. The operating parameters are to be retrieved through a sequential read command ensuring that the MSB and LSB of each parameter is "coherent". MSB should be accessed before LSB. Furthermore, the memory map contains 120 bytes that can be written by the user as well as a writable soft control byte.

For applications requiring continuous updates to alarm and warning limits, it is recommended to use the available real-time monitor in combination with software algorithms. Continuous writing to alarm/warning registers should be avoided.

Transceiver Diagnostics Timing Characteristics

Parameter	Symbol	Min.	Max.	Unit	Notes
Time to Initialize	t_init	_	300	ms	а
Analog parameter Data Ready	t_data	_	1000	ms	b
Serial Hardware Ready	t_serial	_	300	ms	С
Write Cycle Time	t_write	_	10	ms	d
Serial ID Clock Rate	f_serial_clock	_	400	kHz	е

- a. Time from power on to the transmitter and receiver being ready to send/receive data.
- b. From power on to the data ready bit asserted (A2h, byte 110, bit 0). Data ready indicates analog monitoring circuitry is functional.
- c. Time from power on until the module is ready for data transmission over the serial bus (reads or writes over A0h and A2h).
- d. Time from stop bit to the completion of a 1 to 8-byte write command.
- e. It is not recommended to continuously read the A2 digital diagnostic interface for more than 20 ms without a minimum time pause interval of 20 ms.

Transceiver Digital Diagnostic Monitor (Real Time Parameter Accuracy) Characteristics

Parameter	Symbol	Max.	Unit	Notes
Transceiver Internal Temperature Accuracy	TINT	± 5.0	°C	Registers indicate case temperature, which is derived from the internally measured temperature. Valid from –40°C to +85°C case temperature.
Transceiver Internal Supply Voltage Accuracy	VINT	± 0.1	V	Supply voltage is measured internal to the transceiver and can, with less accuracy, be correlated to voltage at the SFP V_{CC} pin. Valid over 3.3V \pm 10%.
Transmitter VCSEL DC Bias Current Accuracy	IBIAS	± 10	%	By design, IBIAS is better than ±10% nominal value. The value is not monitored.
Transmitter Average Optical Power Accuracy	PT	± 3.0	dB	By design, PRBS7 modulated PT is better than ± 3.0 dB nominal value. The value is not monitored.
Received Average Optical Input Power Accuracy	PR	± 3.0	dB	Coupled in a 62.5 µm/125 µm fiber. Averaging time constant is about 100 kHz.

EEPROM Serial ID Memory Contents (Address A0h)

Byte No. Decimal	Hex	ASCII	Description
		AGGII	
0	03	-	SFP transceiver
1	04		10
2	07	_	LC connector
3	00	-	
4	00		
5	00		
6	00		
7	00		
8	00	_	
9	80		
10	00		
11	00		
12	00	_	
13	00		
14	00		
15	00		
16	00	_	
17	C8	_	
18	00	_	
19	00	_	
20	41	Α	
21	56	V	
22	41	Α	
23	47	G	
24	4F	0	
25	20	_	
26	20	_	
27	20		
28	20		
29	20		
30	20	_	
31	20	_	
32	20	_	
33	20	_	
34	20		
35	20	_	
36	00	_	
37	00	_	
38	17	_	
39	6A		
40	41	 A	
41	46	F	
42	42	В	

Byte No. Decimal	Hex	ASCII	Description
43	52	R	
44	2D	_	
45	35	5	
46	37	7	
47	42	В	
48	34	4	
49	41	Α	
50	50	Р	
51	5A	Z	
52	20		
53	20		
54	20		
55	00		
56	30		
57	30		
58	30		
59	30		
60	03	_	а
61	52	_	а
62	00	_	
63	B7	_	b
64	00	_	
65	00	_	Tx disable not implemented.
66	00	_	
67	00		
68 to 83	_	_	С
84 to 91	_	_	d
92	68	_	Internally calibrated. Average RX Power.
93	80	_	Alarms, Warnings implemented.
94	08	_	Includes functionality described in Rev 12.2 of SFF-8472
95	64	_	b
96 to 127	00	_	е

- a. VCSEL wavelength is represented in 16 unsigned bits. The hex representation of 850 (nm) is 0x0352.
- Address 63 is the checksum for bytes 0–62 and address 95 is the checksum for bytes 64–94. They are calculated (per SFF-8472) and stored prior to product shipment.
- c. Addresses 68-83 specify a unique module serial number.
- d. Addresses 84-91 specify the date code.
- e. Addresses 96-127 are vendor-specific.

EEPROM Serial ID Memory Contents: Enhanced Features (Address A2h)

Byte # Decimal	Notes	
0	Temp H Alarm MSB ^a	
1	Temp H Alarm LSB ^a	
2	Temp L Alarm MSB ^a	
3	Temp L Alarm LSB ^a	
4	Temp H Warning MSB ^a	
5	Temp H Warning LSB ^a	
6	Temp L Warning MSB ^a	
7	Temp L Warning LSB ^a	
8	V _{cc} H Alarm MSB ^b	
9	V _{cc} H Alarm LSB ^b	
10	V _{cc} L Alarm MSB ^b	
11	V _{cc} L Alarm LSB ^b	
12	V _{cc} H Warning MSB ^b	
13	V _{cc} H Warning LSB ^b	
14	V _{cc} L Warning MSB ^b	
15	V _{cc} L Warning LSB ^b	
16	Tx Bias H Alarm MSB ^c	
17	Tx Bias H Alarm LSB ^c	
18	Tx Bias L Alarm MSB ^c	
19	Tx Bias L Alarm LSB ^c	
20	Tx Bias H Warning MSB ^c	
21	Tx Bias H Warning LSB ^c	
22	Tx Bias L Warning MSB ^c	
23	Tx Bias L Warning LSB ^c	
24	Tx Power H Alarm MSB ^d	
25	Tx Power H Alarm LSB ^d	
26	Tx Power L Alarm MSB ^d	
27	Tx Power L Alarm LSB ^d	
28	Tx Power H Warning MSB ^d	
29	Tx Power H Warning LSB ^d	
30	Tx Power L Warning MSB ^d	
31	Tx Power L Warning LSB ^d	
32	Rx Power H Alarm MSB ^e	
33	Rx Power H Alarm LSB ^e	
34	Rx Power L Alarm MSB ^e	
35	Rx Power L Alarm LSB ^e	

Byte # Decimal	Notes	
36	Rx Power H Warning MSB ^e	
37	Rx Power H Warning LSB ^e	
38	Rx Power L Warning MSB ^e	
39	Rx Power L Warning LSB ^e	
40–55	Reserved	
56–94	External Calibration Constants ^f	
95	Checksum for Bytes 0 through 94 ^g	
96		
97	Real Time Temperature MSB ^a	
-	Real Time Temperature LSB ^a	
98	Real Time V _{cc} MSB ^b	
99	Real Time V _{cc} LSB ^b	
100	Real Time Tx Bias MSB ^c	
101	Real Time Tx Bias LSB ^c	
102	Real Time Tx Power MSB ^d	
103	Real Time Tx Power LSB ^d	
104	Real Time Rx Power MSB ^e	
105	Real Time Rx Power LSB ^e	
106	Reserved	
107	Reserved	
108	Reserved	
109	Reserved	
110	Status/Control	
111	Reserved	
112	Flag Bits	
113	Flag Bits	
114	Reserved	
115	Reserved	
116	Flag Bits	
117	Flag Bits	
118–127	Reserved	
128–247	Customer Writable	
248–255	Vendor Specific	

- Temperature (Temp) is decoded as a 16-bit signed two's complement integer in increments of 1/256°C.
- b. Supply Voltage (V_{cc}) is decoded as a 16-bit unsigned integer in increments of 100 μ V.
- c. Tx bias current (Tx Bias) is decoded as a 16-bit unsigned integer in increments of 2 μ A.
- d. Transmitted average optical power (Tx Pwr) is decoded as a 16-bit unsigned integer in increments of 0.1 μ W.
- e. Received average optical power (Rx Pwr) is decoded as a 16-bit unsigned integer in increments of 0.1 μ W.

- f. Bytes 56–94 are not intended for use with AFBR-57B4APZ, but have been set to default values per SFF-8472.
- g. Byte 95 is a checksum calculated (per SFF-8472) and stored prior to product shipment.

EEPROM Serial ID Memory Contents: Soft Commands (Address A2h, Byte 110)

Bit	Status/Control Name	Description	Notes
7	Reserved		
6	Reserved		
5	Reserved		
4	Reserved		
3	Reserved		
2	Reserved		
1	Reserved		
0	Data Ready (Bar)	Indicates transceiver is powered and real time sense data is ready (0 = ready).	

EEPROM Serial ID Memory Contents: Alarms and Warnings (Address A2h, Bytes 112, 113, 116, 117)

Byte	Bit	Flag Bit Name Description	Notes
112	7	Temp High Alarm	Set when transceiver internal temperature exceeds high alarm threshold.
	6	Temp Low Alarm	Set when transceiver internal temperature exceeds low alarm threshold.
	5	V _{cc} High Alarm	Set when transceiver internal supply voltage exceeds high alarm threshold.
	4	V _{cc} Low Alarm	Set when transceiver internal supply voltage exceeds low alarm threshold.
	3	Tx Bias High Alarm	Set when transceiver VCSEL bias exceeds high alarm threshold.
	2	Tx Bias Low Alarm	Set when transceiver VCSEL bias exceeds low alarm threshold.
	1	Tx Power High Alarm	Set when transmitted average optical power exceeds high alarm threshold.
	0	Tx Power Low Alarm	Set when transmitted average optical power exceeds low alarm threshold.
113	7	Rx Power High Alarm	Set when received average optical power exceeds high alarm threshold.
	6	Rx Power Low Alarm	Set when received average optical power exceeds low alarm threshold.
	0 to 5	Reserved	
116	7	Temp High Warning	Set when transceiver case temperature exceeds high warning threshold.
	6	Temp Low Warning	Set when transceiver case temperature exceeds low warning threshold.
	5	V _{cc} High Warning	Set when transceiver internal supply voltage exceeds high warning threshold.
	4	V _{cc} Low Warning	Set when transceiver internal supply voltage exceeds low warning threshold.
	3	Tx Bias High Warning	Set when transceiver VCSEL bias exceeds high warning threshold.
	2	Tx Bias Low Warning	Set when transceiver VCSEL bias exceeds low warning threshold.
	1	Tx Power High Warning	Set when transmitted average optical power exceeds high warning threshold.
	0	Tx Power Low Warning	Set when transmitted average optical power exceeds low warning threshold.
117	7	Rx Power High Warning	Set when received average optical power exceeds high warning threshold.
	6	Rx Power Low Warning	Set when received average optical power exceeds low warning threshold.
	0 to 5	Reserved	

Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago, and the A logo are among the trademarks of Broadcom and/or its affiliates in the United States, certain other countries and/or the EU.

Copyright © 2017–2018 by Broadcom. All Rights Reserved.

The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries. For more information, please visit www.broadcom.com.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.



