











ISO7520C, ISO7521C

SLLSE39E -JUNE 2010-REVISED MAY 2015

ISO752xC Low-Power 5 kV_{RMS} Dual-Channel Digital Isolators

Features

- Highest Signaling Rate: 1 Mbps
- Propagation Delay Less Than 20 ns
- Low-Power Consumption
- Wide Ambient Temperature: -40°C to 105°C
- 50 kV/µs Transient Immunity Typical
- Operates From 3.3-V or 5-V Supply and Logic Levels
- 3.3-V and 5.0-V Level Translation
- Safety and Regulatory Approvals
 - 6000 V_{PK} Isolation per DIN V VDE V 0884-10 and DIN EN 61010-1
 - 4243 V_{RMS} Isolation for 1 Minute per UL 1577
 - CSA Component Acceptance Notice 5A, IEC 60950-1, IEC 61010-1, and IEC 60601-1 End **Equipment Standards**
 - TUV 5000 V_{RMS} Isolation per EN 60950-1 and EN 61010-1
 - CQC Certification per GB4943.1-2011

2 Applications

- Opto-Coupler Replacement in:
 - Industrial Field-Buses
 - **ProfiBuses**
 - ModBuses
 - DeviceNet™ Data Buses
 - Servo Control Interfaces
 - Motor Control
 - **Power Supplies**
 - **Battery Packs**

3 Description

The ISO7520C and ISO7521C provide galvanic isolation of up to 4243 V_{RMS} for 1 minute per UL and 6000 V_{PK} per VDE. These devices are also certified to 5000 V_{RMS} reinforced insulation per end equipment standards IEC 60950-1, IEC 61010-1, and IEC 60601-1. These digital isolators have two isolated channels with unidirectional (ISO7520C) bidirectional (ISO7521C) channel configurations. Each isolation channel has a logic input and output buffer separated by a silicon oxide (SiO₂) insulation barrier. Used in conjunction with isolated power supplies, these devices prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. The devices have TTL input thresholds and can operate from 3.3- and 5-V supplies. All inputs are 5-V tolerant when supplied from 3.3-V supplies.


NOTE: The ISO7520C and ISO7521C are specified for signaling rates up to 1 Mbps. Due to their fast response time, these devices will also transmit faster data with much shorter pulse widths. Designers must add external filtering to remove spurious signals with input pulse duration < 20 ns, if desired.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | |
|-------------|-----------|--------------------|--|--|
| ISO7520C | COIC (46) | 10.30 mm × 7.50 mm | | |
| ISO7521C | SOIC (16) | | | |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



- (1) V_{CCI} and GNDI are supply and ground connections respectively for the input channels.
- (2) V_{CCO} and GNDO are supply and ground connections respectively for the output channels.



Table of Contents

| 1 | Features 1 | | 5% | 9 |
|---|--|----|--|------------------|
| 2 | Applications 1 | | 6.14 Typical Characteristics | 9 |
| 3 | Description 1 | 7 | Parameter Measurement Information | 10 |
| 4 | Revision History2 | 8 | Detailed Description | 11 |
| 5 | Pin Configuration and Functions 4 | | 8.1 Overview | <mark>1</mark> 1 |
| 6 | Specifications4 | | 8.2 Functional Block Diagram | 11 |
| • | 6.1 Absolute Maximum Ratings | | 8.3 Feature Description | 12 |
| | 6.2 ESD Ratings | | 8.4 Device Functional Modes | 14 |
| | 6.3 Recommended Operating Conditions | 9 | Application and Implementation | 15 |
| | 6.4 Thermal Information | | 9.1 Application Information | 15 |
| | 6.5 Electrical Characteristics: V _{CC1} and V _{CC2} at 5 V ± | | 9.2 Typical Application | 15 |
| | 5%6 | 10 | Power Supply Recommendations | 17 |
| | 6.6 Electrical Characteristics: V_{CC1} at 5 V ± 5%, V_{CC2} at | 11 | Layout | 17 |
| | 3.3 V ± 5% | | 11.1 Layout Guidelines | 17 |
| | 6.7 Electrical Characteristics: V _{CC1} at 3.3 V ± 5%, V _{CC2} at 5 V ± 5% | | 11.2 Layout Example | 17 |
| | 6.8 Electrical Characteristics: V_{CC1} and V_{CC2} at 3.3 V ± | 12 | Device and Documentation Support | 18 |
| | 5% | | 12.1 Documentation Support | 18 |
| | 6.9 Power Dissipation Characteristics | | 12.2 Related Links | 18 |
| | 6.10 Switching Characteristics: V _{CC1} and V _{CC2} at 5 V ± | | 12.3 Community Resources | 18 |
| | 5%8 | | 12.4 Trademarks | 18 |
| | 6.11 Switching Characteristics: V _{CC1} at 5 V ± 5%, V _{CC2} | | 12.5 Electrostatic Discharge Caution | 18 |
| | at 3.3 V ± 5% 8 | | 12.6 Glossary | 18 |
| | 6.12 Switching Characteristics: V _{CC1} at 3.3 V ± 5%, V _{CC2} at 5 V ± 5% | 13 | Mechanical, Packaging, and Orderable Information | 18 |
| | 6.13 Switching Characteristics: V_{CC1} and V_{CC2} at 3.3 V \pm | | | |
| | | | | |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (October 2013) to Revision E

Page

Changes from Revision C (November 2011) to Revision D

Page

| • | Deleted Note 1 from the INSULATION CHARACTERISTICS table | 12 |
|---|--|----|
| • | Changed the REGULATORY INFORMATION table. TUV column From: Certificate Number: U8V 11 08 77311 006 | |

Changes from Revision B (June 2011) to Revision C

Page

| • | Changed all the devices numbers by adding a 'C' to the end | 1 |
|---|--|---|
| • | Changed the Safety and Regulatory Approvals Feature | 1 |
| • | Changed the Description section | 1 |
| • | Changed the IEC 60664-1 Ratings Table | 2 |
| • | Changed the INSULATION CHARACTERISTICS table | 2 |

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated




| Changes from Revision A (September 2010) to Revision B | Page |
|---|----------------------------|
| Changed 5th Features subbullets | 1 |
| Changed the first SWITCHING CHAR table, MAX value, 2nd row from 3.5 to 3.7 and | d third row from 4 to 4.9 |
| Changed the second SWITCHING CHAR table, MAX value, 2nd row from 4 to 5.6 a | nd third row from 5 to 6.3 |
| Changed the third SWITCHING CHAR table, MAX value, 3rd row from 5 to 8.5 | |
| Changed the fourth SWITCHING CHAR table, MAX value, 3rd row from 6 to 6.8 | 9 |
| Changed REGULATORY INFORMATION table, from: File Number: pending, to: File | e Number: E18197414 |
| | |
| Changes from Original (June 2010) to Revision A | Page |
| Added PIN DESCRIPTION table | |
| Changed t _{fs} units in Switching Characteristics Table | 8 |
| Changed t _{fs} units in Switching Characteristics Table | 8 |
| Changed t _{fs} units in Switching Characteristics Table | 8 |
| Changed t _{fs} units in Switching Characteristics Table | 9 |
| Deleted V_{IORM} test conditions from INSULATION CHARACTERSISTCS table | |
| Added V_{PR} parameter and Specifications in INSULATION CHARACTERSISTCS tab | |
| Changed V _{IOTM} row of the INSULATION CHARACTERISTICS tables | |
| Changed V _{ISO} Specifications in INSULATION CHARACTERISTICS table | |
| Changed Minimum internal gap limit from 0.016 to 0.014 mm | |

Submit Documentation Feedback

5 Pin Configuration and Functions

DW Package 16-Pin SOIC Top View



Pin Functions

| | PIN | | 1/0 | DESCRIPTION | | | |
|------------------|---------------------|---------------------|-----|--|--|--|--|
| NAME | ISO7520C | ISO7521C | 1/0 | DESCRIPTION | | | |
| GND1 | 1, 7 | 1, 7 | _ | Ground connection for V _{CC1} | | | |
| GND2 | 9, 16 | 9, 16 | _ | Ground connection for V _{CC2} | | | |
| INA | 4 | 13 | I | Input, channel A | | | |
| INB | 5 | 5 | I | Input, channel B | | | |
| NC | 2, 6, 8, 10, 11, 15 | 2, 6, 8, 10, 11, 15 | _ | No internal connection | | | |
| OUTA | 13 | 4 | 0 | Output, channel A | | | |
| OUTB | 12 | 12 | 0 | Output, channel B | | | |
| V _{CC1} | 3 | 3 | _ | Power supply, V _{CC1} | | | |
| V _{CC2} | 14 | 14 | _ | Power supply, V _{CC2} | | | |

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

| | | MIN | MAX | UNIT |
|-------------------------------------|-------------------------------|------|----------------------|------|
| V _{CC1} , V _{CC2} | Supply voltage ⁽²⁾ | -0.5 | 6 | V |
| VI | Voltage at INx, OUTx | -0.5 | $V_{CC} + 0.5^{(3)}$ | ٧ |
| Io | Output Current | -15 | 15 | mA |
| T_J | Maximum junction temperature | | 150 | ô |
| T _{stg} | Storage temperature | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| | | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) | ±4000 | |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) | ±1000 | V |
| | | Machine model (MM) | ±200 | |

¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values.

⁽³⁾ Maximum voltage must not exceed 6 V.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|-------------------------------|----------------------------------|------|-----|------|------|
| M M | Supply voltage - 3.3-V Operation | 3.15 | 3.3 | 3.45 | V |
| V_{CC1}, V_{CC2} | Supply voltage - 5-V Operation | 4.75 | 5 | 5.25 | |
| I _{OH} | High-level output current | -4 | | | mA |
| I _{OL} | Low-level output current | | | 4 | mA |
| V_{IH} | High-level output voltage | 2 | | 5.25 | V |
| V_{IL} | Low-level output voltage | 0 | | 0.8 | V |
| T _A | Ambient temperature | -40 | | 105 | °C |
| T _J ⁽¹⁾ | Junction temperature | -40 | | 136 | °C |
| 1/t _{ui} | Signaling rate | 0 | | 1 | Mbps |
| t _{ui} | Input pulse duration | 1 | | | μs |

⁽¹⁾ To maintain the recommended operating conditions for T_J , see *Thermal Information*.

6.4 Thermal Information

| | | ISO7520C, ISO7521C | |
|----------------------|--|--------------------|------|
| | THERMAL METRIC ⁽¹⁾ | DW [SOIC] | UNIT |
| | | 16 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 79.9 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 44.6 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 51.2 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 18.0 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 42.2 | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics: V_{CC1} and V_{CC2} at 5 V ± 5%

 V_{cc4} and V_{cc2} at 5 V ±5%. $T_A = -40^{\circ}$ C to 105°C

| | PARAMETER | - | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|-------------------------------------|--|--|--------------------------------------|-------|--------|-------|
| V | High level entert veltere | I _{OH} = -4 mA; See Figure 4 | | V _{CCO} -0.8 ⁽¹⁾ | 4.6 | | V |
| V_{OH} | High-level output voltage | $I_{OH} = -20 \mu A;$ | See Figure 4 | V _{CCO} -0.1 | 5 | | V |
| V | V Low lovel output voltage | | ee Figure 4 | | 0.2 | 0.4 | V |
| V_{OL} | Low-level output voltage | I _{OL} = 20 μA; Se | ee Figure 4 | | 0 | 0.1 | V |
| V _{I(HYS)} | Input threshold voltage hysteresis | | | | 400 | | mV |
| I _{IH} | High-level input current | INx at V _{CCI} ⁽²⁾ | | | | 10 | μA |
| I _{IL} | Low-level input current | INx at 0 V | INx at 0 V | | | | μΑ |
| CMTI | Common-mode transient immunity | V _I = V _{CCI} or 0 V; See Figure 6 | | 25 | 50 | | kV/μs |
| SUPPL | Y CURRENT (ALL INPUTS SWITCHIN | IG WITH SQUA | RE-WAVE CLOCK SIGNAL FOR | DYNAMIC ICC | MEASU | REMENT | Γ) |
| ISO7520 | 0C | | | | | | |
| I _{CC1} | Supply current for V _{CC1} | DC to 1 Mbps | V _I = V _{CCI} or 0 V, 15-pF load | | 0.4 | 1 | mA |
| I _{CC2} | Supply current for V _{CC2} | DC to 1 Mbps | V _I = V _{CCI} or 0 V, 15-pF load | | 3 | 6 | mA |
| ISO752 | 1C | | | | | | |
| I _{CC1} | Supply current for V _{CC1} | DC to 1 Mbps | V _I = V _{CCI} or 0 V, 15-pF load | | 2 | 4 | mA |
| I _{CC2} | Supply current for V _{CC2} | DC to 1 Mbps | V _I = V _{CCI} or 0 V, 15-pF load | | 2 | 4 | mA |

 V_{CCO} is the supply voltage, V_{CC1} or V_{CC2} , for the output channel that is being measured. V_{CCI} is the supply voltage, V_{CC1} or V_{CC2} , for the input channel that is being measured.

6.6 Electrical Characteristics: V_{CC1} at 5 V ± 5%, V_{CC2} at 3.3 V ± 5%

 V_{CC1} at 5 V ±5%, V_{CC2} at 3.3 V ±5%, $T_A = -40^{\circ}C$ to 105°C

| | PARAMETER | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|---------------------|---|---------------------------|--|-----------------------|-----------|--------|-------|
| | | $I_{OH} = -4 \text{ mA};$ | ISO7521C (5-V side) | V _{CCO} -0.8 | 4.6 | | |
| V_{OH} | High-level output voltage | See Figure 4 | ISO7520C/7521C(3.3-V side) | V _{CCO} -0.4 | 3 | | V |
| | | $I_{OH} = -20 \mu A; S$ | See Figure 4 | V _{CCO} -0.1 | V_{CCO} | | |
| V | V Low level output veltage | | Figure 4 | | 0.2 | 0.4 | V |
| V _{OL} | Low-level output voltage $I_{OL} = 20 \mu A$; See Figure 4 | | | 0 | 0.1 | V | |
| V _{I(HYS)} | Input threshold voltage hysteresis | | | | 400 | | mV |
| I _{IH} | High-level input current | INx at V _{CCI} | INx at V _{CCI} | | | 10 | μΑ |
| I _{IL} | Low-level input current | INx at 0 V | INx at 0 V | | | | μΑ |
| CMTI | Common-mode transient immunity | $V_I = V_{CCI}$ or 0 V | V _I = V _{CCI} or 0 V; See Figure 6 | | 40 | | kV/μs |
| SUPPLY | Y CURRENT (ALL INPUTS SWITCHI | NG WITH SQUA | RE-WAVE CLOCK SIGNAL FOR | DYNAMIC ICC | MEASUF | REMENT | Γ) |
| ISO7520 | С | | | | | | |
| I _{CC1} | Supply current for V _{CC1} | DC to 1 Mbps | V _I = V _{CCI} or 0 V, 15-pF load | | 0.4 | 1 | mA |
| I _{CC2} | Supply current for V _{CC2} | DC to 1 Mbps | V _I = V _{CCI} or 0 V, 15-pF load | | 2 | 4.5 | mA |
| ISO752 | ISO7521C | | | | | | |
| I _{CC1} | Supply current for V _{CC1} | DC to 1 Mbps | V _I = V _{CCI} or 0 V, 15-pF load | | 2 | 4 | mA |
| I _{CC2} | Supply current for V _{CC2} | DC to 1 Mbps | V _I = V _{CCI} or 0 V, 15-pF load | | 1.5 | 3.5 | mA |



6.7 Electrical Characteristics: V_{CC1} at 3.3 V ± 5%, V_{CC2} at 5 V ± 5%

 V_{CC1} at 3.3 V ±5%, V_{CC2} at 5 V ±5%, $T_A = -40$ °C to 105°C

| | PARAMETER | Т | EST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|-------------------------------------|-----------------------------|--|-----------------------|------------------|--------|-----------|
| | | $I_{OH} = -4 \text{ mA};$ | ISO7520C/7521C (5-V side) | V _{CCO} -0.8 | 4.6 | | |
| V_{OH} | High-level output voltage | See Figure 4 | ISO7521C (3.3-V side) | V _{CCO} -0.4 | 3 | | V |
| | | $I_{OH} = -20 \mu A; S$ | See Figure 4 | V _{CCO} -0.1 | V _{cco} | | |
| ., | I am laval autout valtana | I _{OL} = 4 mA; See | e Figure 4 | | 0.2 | 0.4 | V |
| V_{OL} | Low-level output voltage | I _{OL} = 20 μA; Se | e Figure 4 | | 0 | 0.1 | V |
| V _{I(HYS)} | Input threshold voltage hysteresis | | | | 400 | | mV |
| I _{IH} | High-level input current | INx at V _{CCI} | | | | 10 | μΑ |
| I _{IL} | Low-level input current | INx at 0 V | | -10 | | | μΑ |
| CMTI | Common-mode transient immunity | $V_I = V_{CCI}$ or 0 V | 7; See Figure 6 | 25 | 40 | | kV/µs |
| SUPPL | Y CURRENT (ALL INPUTS SWITCHI | NG WITH SQUA | RE-WAVE CLOCK SIGNAL FOR | DYNAMIC ICC | MEASUF | REMENT | T) |
| ISO752 | 0C | | | | | | |
| I _{CC1} | Supply current for V _{CC1} | DC to 1 Mbps | V _I = V _{CCI} or 0 V, 15-pF load | | 0.2 | 0.7 | mA |
| I _{CC2} | Supply current for V _{CC2} | DC to 1 Mbps | V _I = V _{CCI} or 0 V, 15-pF load | | 3 | 6 | mA |
| ISO752 | 1C | | | | | | |
| I _{CC1} | Supply current for V _{CC1} | DC to 1 Mbps | V _I = V _{CCI} or 0 V, 15-pF load | | 1.5 | 3.5 | mA |
| I _{CC2} | Supply current for V _{CC2} | DC to 1 Mbps | V _I = V _{CCI} or 0 V, 15-pF load | | 2 | 4 | mA |

6.8 Electrical Characteristics: V_{CC1} and V_{CC2} at 3.3 V ± 5%

 V_{CC1} and V_{CC2} at 3.3 V ±5%, $T_A = -40$ °C to 105°C

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|-------------------------------------|---|-----------------------|--------|--------|-------|
| 1/ | High level extent valte as | I _{OH} = -4 mA; See Figure 4 | V _{CCO} -0.4 | 3 | | V |
| V _{OH} | High-level output voltage | I _{OH} = -20 μA; See Figure 4 | V _{CCO} -0.1 | 3.3 | | V |
| | Law lawal autout valta aa | I _{OL} = 4 mA; See Figure 4 | | 0.2 | 0.4 | ~ |
| V_{OL} | Low-level output voltage | I _{OL} = 20 μA; See Figure 4 | | 0 | 0.1 | V |
| V _{I(HYS)} | Input threshold voltage hysteresis | | | 400 | | mV |
| I _{IH} | High-level input current | INx at V _{CCI} | | | | μΑ |
| I _{IL} | Low-level input current | INx at 0 V | -10 | | | μΑ |
| CMTI | Common-mode transient immunity | V _I = V _{CCI} or 0 V; See Figure 6 | 25 | 40 | | kV/µs |
| SUPPL | Y CURRENT (ALL INPUTS SWITCHII | NG WITH SQUARE-WAVE CLOCK SIGNAL FOR | DYNAMIC ICC I | MEASUF | REMENT |) |
| ISO752 | 0C | | | | | |
| I _{CC1} | Supply current for V _{CC1} | DC to 1 Mbps V _I = V _{CCI} or 0 V, 15-pF load | | 0.2 | 0.7 | mA |
| I _{CC2} | Supply current for V _{CC2} | DC to 1 Mbps V _I = V _{CCI} or 0 V, 15-pF load | | 2 | 4.5 | mA |
| ISO752 | 1C | | | | | |
| I _{CC1} | Supply current for V _{CC1} | DC to 1 Mbps V _I = V _{CCI} or 0 V, 15-pF load | | 1.5 | 3.5 | mA |
| I _{CC2} | Supply current for V _{CC2} | DC to 1 Mbps $V_I = V_{CCI}$ or 0 V, 15-pF load | | 1.5 | 3.5 | mA |

6.9 Power Dissipation Characteristics

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | ISO7520C, ISO7521C DW [SOIC] 16 PINS | UNIT |
|----------------|---|--|------|
| P _D | Device power dissipation, $V_{CC1} = V_{CC2} = 5.25 \text{ V}$, $T_J = 150^{\circ}\text{C}$, $C_L = 15 \text{ pF}$, Input a 0.5 MHz 50% duty cycle square wave | 42 | mW |



6.10 Switching Characteristics: V_{CC1} and V_{CC2} at 5 V ± 5%

 V_{CC1} and V_{CC2} at 5 V ±5%, $T_A = -40^{\circ}C$ to 105°C

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------------------|---|-----------------|-----|-----|-----|------|
| t _{PLH} , t _{PHL} | Propagation delay time | See Figure 4 | | 9 | 14 | ns |
| PWD ⁽¹⁾ | Pulse width distortion t _{PHL} - t _{PLH} | | | 0.3 | 3.7 | ns |
| t _{sk(pp)} | Part-to-part skew time | | | | 4.9 | ns |
| t _{sk(o)} | Channel-to-channel output skew time | | | | 3.6 | ns |
| t _r | Output signal rise time | San Figure 4 | | 1 | | ns |
| t _f | Output signal fall time | See Figure 4 | | 1 | | ns |
| t _{fS} | Fail-safe output delay time from input power loss | See Figure 5 | | 6 | | μs |

⁽¹⁾ Also known as pulse skew.

6.11 Switching Characteristics: V_{CC1} at 5 V ± 5%, V_{CC2} at 3.3 V ± 5%

 V_{CC1} at 5 V ± 5%, V_{CC2} at 3.3 V ± 5%, $T_A = -40^{\circ}C$ to 105°C

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|---|-----------------|-----|-----|-----|------|
| t_{PLH}, t_{PHL} | Propagation delay time | See Figure 4 | | 10 | 17 | ns |
| PWD ⁽¹⁾ | Pulse width distortion t _{PHL} - t _{PLH} | | | 0.5 | 5.6 | ns |
| t _{sk(pp)} | Part-to-part skew time | | | | 6.3 | ns |
| t _{sk(o)} | Channel-to-channel output skew time | | | | 4 | ns |
| t _r | Output signal rise time | Coo Figure 4 | | 2 | | ns |
| t _f | Output signal fall time | See Figure 4 | | 2 | | ns |
| t _{fs} | Fail-safe output delay time from input power loss | See Figure 5 | | 6 | | μs |

⁽¹⁾ Also known as pulse skew.

6.12 Switching Characteristics: V_{CC1} at 3.3 V ± 5%, V_{CC2} at 5 V ± 5%

 V_{CC1} at 3.3 V ±5%, V_{CC2} at 5 V ±5%, $T_A = -40$ °C to 105°C

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|---|-----------------|-----|-----|-----|------|
| t_{PLH},t_{PHL} | Propagation delay time | See Figure 4 | | 10 | 17 | ns |
| PWD ⁽¹⁾ | Pulse width distortion t _{PHL} - t _{PLH} | | | 0.5 | 4 | ns |
| t _{sk(pp)} | Part-to-part skew time | | | | 8.5 | ns |
| t _{sk(o)} | Channel-to-channel output skew time | | | | 4 | ns |
| t _r | Output signal rise time | See Figure 4 | | 2 | | ns |
| t _f | Output signal fall time | See Figure 4 | | 2 | | ns |
| t _{fs} | Fail-safe output delay time from input power loss | See Figure 5 | | 6 | | μs |

(1) Also known as pulse skew.

Submit Documentation Feedback




6.13 Switching Characteristics: V_{CC1} and V_{CC2} at 3.3 V \pm 5%

 V_{CC1} and V_{CC2} at 3.3 V ±5%, $T_A = -40$ °C to 105°C

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------------------|---|-----------------|-----|-----|-----|------|
| t _{PLH} , t _{PHL} | Propagation delay time | See Figure 4 | | 12 | 20 | ns |
| PWD ⁽¹⁾ | Pulse width distortion t _{PHL} - t _{PLH} | | | 1 | 5 | ns |
| t _{sk(pp)} | Part-to-part skew time | | | | 6.8 | ns |
| t _{sk(o)} | Channel-to-channel output skew time | | | | 5.5 | ns |
| t _r | Output signal rise time | Soo Figure 4 | | 2 | | ns |
| t _f | Output signal fall time | See Figure 4 | | 2 | | ns |
| t _{fs} | Fail-safe output delay time from input power loss | See Figure 5 | | 6 | | μs |

⁽¹⁾ Also known as pulse skew.


6.14 Typical Characteristics



Submit Documentation Feedback


TEXAS INSTRUMENTS

7 Parameter Measurement Information




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O =$ 50 Ω .
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 4. Switching Characteristic Test Circuit and Voltage Waveforms



A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 5. Fail-safe Delay Time Test Circuit and Voltage Waveforms



A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 6. Common-Mode Transient Immunity Test Circuit

Submit Documentation Feedback



8 Detailed Description

8.1 Overview

The isolator in Figure 7 is based on a capacitive isolation barrier technique. The I/O channel of the device consists of two internal data channels, a high-frequency channel (HF) with a bandwidth from 100 kbps up to 1 Mbps, and a low-frequency channel (LF) covering the range from 100 kbps down to DC. In principle, a single-ended input signal entering the HF-channel is split into a differential signal through the inverter gate at the input. The following capacitor-resistor networks differentiate the signal into transients, which then are converted into differential pulses by two comparators. The comparator outputs drive a NOR-gate flip-flop whose output feeds an output multiplexer. A decision logic (DCL) at the driving output of the flip-flop measures the durations between signal transients. If the duration between two consecutive transients exceeds a certain time limit, (as in the case of a low-frequency signal), the DCL forces the output-multiplexer to switch from the high- to the low frequency channel. Because low-frequency input signals require the internal capacitors to assume prohibitively large values, these signals are pulse-width modulated (PWM) with the carrier frequency of an internal oscillator, thus creating a sufficiently high frequency signal, capable of passing the capacitive barrier. As the input is modulated, a low-pass filter (LPF) is needed to remove the high-frequency carrier from the actual data before passing it on to the output multiplexer.

8.2 Functional Block Diagram




Figure 7. Conceptual Block Diagram of a Digital Capacitive Isolator

Submit Documentation Feedback



8.3 Feature Description

8.3.1 Insulation Characteristics

over recommended operating conditions (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | SPECIFICATION | UNIT |
|---|---|--|------------------|-------------------|
| V _{IORM} Maximum repetitive peak isolation voltage | | | 1414 | V _{PEAK} |
| | | Method a, After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.6$, $t = 10 \text{ s}$, Partial discharge $< 5 \text{ pC}$ | 2262 | |
| V_{PR} | Input to output test voltage | Method b1, V _{PR} = V _{IORM} x 1.875, t = 1 s (100% Production test) Partial discharge < 5 pC | 2651 | V _{PEAK} |
| | | After Input/Output Safety Test Subgroup 2/3, V _{PR} = V _{IORM} x 1.2, t = 10 s, Partial discharge < 5 pC | 1697 | |
| V_{IOTM} | Maximum Transient Isolation voltage | t = 60 sec (qualification) | 6000 | V_{PEAK} |
| V _{ISO} | Withstanding Isolation voltage per UL 1577 | $\begin{array}{l} V_{TEST} = V_{ISO} = 4243 \ V_{RMS}, \ t=60 \ sec \ (qualification); \\ V_{TEST} = 1.2 \times V_{ISO} = 5092 \ V_{RMS}, \ t=1 \ sec \ (100\% \\ production) \end{array}$ | 4243 | V _{RMS} |
| R _S | Isolation resistance | V _{IO} = 500 V at T _S = 150°C | >10 ⁹ | Ω |
| | Pollution degree | | 2 | |

8.3.2 IEC 60664-1 Ratings Table

| PARAMETER | TEST CONDITIONS | SPECIFICATION |
|-----------------------------|-----------------------------------|---------------|
| Basic Isolation Group | Material Group | II |
| | Rated mains voltages <= 150 Vrms | I - IV |
| Installation Classification | Rated mains voltages <= 600 Vrms | 1 - 111 |
| | Rated mains voltages <= 1000 Vrms | 1 - 11 |

8.3.3 Package Insulation and Safety-Related Specifications

over recommended operating conditions (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|--|---|-------|-------------------|-----|------|
| L(I01) | Minimum air gap (Clearance) | Shortest terminal-to-terminal distance through air | 8.34 | | | mm |
| L(102) | Minimum external tracking (Creepage) | Shortest terminal-to-terminal distance across the package surface | 8.1 | | | mm |
| СТІ | Tracking resistance (Comparative Tracking Index) | DIN EN 60112 (VDE 0303-11); IEC 60112 | >400 | | | ٧ |
| | Minimum internal gap (Internal Clearance) | Distance through the insulation | 0.014 | | | mm |
| - | laciation resistance investor consum(1) | V _{IO} = 500 V, T _A = 25°C | | >10 ¹² | |) |
| R _{IO} | Isolation resistance, input to output ⁽¹⁾ | $V_{IO} = 500 \text{ V}, 100^{\circ}\text{C} \le T_{A} \le T_{A} \text{ max}$ | | >10 ¹¹ | | Ω |
| C _{IO} | Barrier capacitance input to output ⁽¹⁾ | $V_{IO} = 0.4 \sin(2\pi ft), f = 1 \text{ MHz}$ | | 2 | | pF |
| C _I | Input capacitance to ground (2) | $V_I = V_{CC}/2 + 0.4 \sin(2\pi ft)$, f = 1 MHz, $V_{CC} = 5 V$ | | 2 | | pF |

⁽¹⁾ All pins on each side of the barrier tied together creating a 2-terminal device.(2) Measured from input pin to ground.



NOTE

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit-board (PCB) do not reduce this distance.

Creepage and clearance on a PCB become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

8.3.4 Safety Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current-limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------|---|---|-----|-----|-----|------|
| lo. | Cofety input suspent or comply surrent | θ_{JA} =79.9°C/W, V _I = 5.25 V, T _J = 150°C, T _A = 25°C | | | 298 | A |
| is | Safety input, output, or supply current | θ_{JA} =79.9°C/W, V _I = 3.45 V, T _J = 150°C, T _A = 25°C | | | 453 | mA |
| Ts | Maximum Case Temperature | | | | 150 | °C |

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a High-K Test Board for Leaded Surface-Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.




Figure 8. DW-16 R_{OJC} Thermal Derating Curve for VDE

Submit Documentation Feedback



8.3.5 Regulatory Information

| VDE | TUV | CSA | UL | CQC |
|--|--|--|---|--|
| Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006- 12 and DIN EN 61010-1 (VDE 0411-1):2011-07 | Certified according to EN 60950-1 and EN 61010-1 | Approved under CSA Component Acceptance Notice 5A, IEC 60950-1, IEC 61010-1, and IEC 60601-1 | Recognized under 1577 Component Recognition Program | Certified according to GB 4943.1-2011 |
| Basic Insulation Maximum Transient Isolation voltage, 6000 V _{PK} Maximum Repetitive Peak Isolation Voltage, 1414 V _{PK} | 5000 V _{RMS} Isolation Rating; Reinforced Insulation, 400 V _{RMS} maximum working voltage; Basic Insulation, 600 V _{RMS} maximum working voltage | 5000 V _{RMS} Isolation Rating; Reinforced insulation per CSA 60950-1-07+A1 and IEC 60950-1 2nd Ed.+A1, 380 V _{RMS} max working voltage; Reinforced insulation per CSA 61010-1-04 and IEC 61010-1 2nd Ed, 300 V _{RMS} max working voltage; 2 Means of Patient Protection at 125 V _{RMS} per IEC 60601-1 (3rd Ed.) | Single Protection, 4243 V _{RMS} Withstanding Isolation Voltage | Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V _{RMS} maximum working voltage |
| Certificate Number: 40016131 | Certificate Number: U8V 1309 77311 010 | Master Contract Number: 220991 | File Number: E181974 | Certificate Number: CQC14001109542 |

8.4 Device Functional Modes

Table 1. Device Function Table

| V _{CCI} ⁽¹⁾ | V _{cco} ⁽¹⁾ | INPUT (INA, INB) ⁽¹⁾ | OUTPUT (OUTA, OUTB) ⁽¹⁾ | | |
|---------------------------------|---------------------------------|---------------------------------|------------------------------------|--|--|
| | | Н | Н | | |
| PU | PU | L | L | | |
| | | Open | Н | | |
| PD | PU | Х | Н | | |
| X | PD | X | Undetermined | | |

(1) V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} ; PU = Powered Up ($V_{CC} \ge 3.15 \text{ V}$); PD = Powered Down ($V_{CC} \le 2.1 \text{ V}$); X = Irrelevant; H = High Level; L = Low Level




Figure 9. Equivalent Input and Output Schematic Diagrams

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The ISO7520C and ISO7521C are high-performance, dual-channel digital isolators with a 5-kV_{RMS} isolation voltage. The isolator uses single-ended TTL-logic switching technology. The supply voltage range is from 3.15 V to 5.25 V for both supplies, V_{CC1} and V_{CC2} . When designing with digital isolators, it is important to keep in mind that due to the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended TTL digital signal lines. The isolator is typically placed between the data controller (that is, μ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

9.2 Typical Application

The ISO7521C can be used with Texas Instruments' mixed signal micro-controller, digital-to-analog converter, transformer driver, and voltage regulator to create an isolated 4- to 20-mA current loop.




Figure 10. Isolated 4-20 mA Current Loop

9.2.1 Design Requirements

For the ISO7521C, use the parameters shown in Table 2.

Table 2. ISO752xC Design Parameters

| PARAMETER | VALUE |
|--|------------------|
| Supply voltage | 3.15 V to 5.25 V |
| Decoupling capacitor between V _{CC1} and GND1 | 0.1 μF |
| Decoupling capacitor from V _{CC2} and GND2 | 0.1 μF |



9.2.2 Detailed Design Procedure

Unlike optocouplers, which need external components to improve performance, provide bias, or limit current, the ISO7521C only needs two external bypass capacitors to operate.




Figure 11. Typical ISO7521C Circuit Hook-up

9.2.3 Application Curve




Figure 12. Input Voltage Switching Threshold vs Free-Air Temperature

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, TI recommends placing a $0.1-\mu F$ bypass capacitor at the input and output supply pins (V_{CC1} and V_{CC2}). The capacitors must be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501. For such applications, detailed power supply design and transformer selection recommendations are available in the SN6501 data sheet (SLLSEA0).

11 Layout

11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 13). Layer stacking must be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links
 usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power/ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly. For detailed layout recommendations, see *Application Note Digital Isolator Design Guide* (SLLA284).

11.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 epoxy-glass as PCB material. FR-4 (Flame Retardant 4) meets the requirements of Underwriters Laboratories UL94-V0, and is preferred over less expensive alternatives due to its lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and self-extinguishing flammability characteristics.

11.2 Layout Example




Figure 13. Layout Recommendation



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

Application Note Digital Isolator Design Guide (SLLA284)

Isolation Glossary (SLLA353)

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|----------|----------------|--------------|---------------------|---------------------|---------------------|
| ISO7520C | Click here | Click here | Click here | Click here | Click here |
| ISO7521C | Click here | Click here | Click here | Click here | Click here |

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

DeviceNet is a trademark of Open DeviceNet Vendor Association.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





11-Mar-2015

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|----------------------|---------|
| ISO7520CDW | ACTIVE | SOIC | DW | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 105 | ISO7520CDW | Samples |
| ISO7520CDWR | ACTIVE | SOIC | DW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 105 | ISO7520CDW | Samples |
| ISO7521CDW | ACTIVE | SOIC | DW | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 105 | ISO7521CDW | Samples |
| ISO7521CDWR | ACTIVE | SOIC | DW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 105 | ISO7521CDW | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

11-Mar-2015

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Mar-2015

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| ISO7520CDWR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |
| ISO7521CDWR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |

PACKAGE MATERIALS INFORMATION


www.ti.com 11-Mar-2015



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| ISO7520CDWR | SOIC | DW | 16 | 2000 | 367.0 | 367.0 | 38.0 |
| ISO7521CDWR | SOIC | DW | 16 | 2000 | 367.0 | 367.0 | 38.0 |

SMALL OUTLINE INTEGRATED CIRCUIT




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040000-2/H





SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.