SN54LVTH541 . . . J OR W PACKAGE

SN74LVTH541 . . . DB, DW, NS, OR PW PACKAGE

(TOP VIEW)

OE1

A1 12

A2 3 A3 4

A4 5

A6 🛛 7

A7 🛛 8

A8 🛛 9

GND 10

A5 🛛 6

SCBS682G - MARCH 1997 - REVISED OCTOBER 2003

20 🛛 V<sub>CC</sub>

19 0E2

18 Y1

17 Y2

16 Y3

15 Y4

14 **Y**5

13 Y6

12 Y7

11 Y8

- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at V<sub>CC</sub> = 3.3 V,  $T_A = 25^{\circ}C$
- Support Unregulated Battery Operation Down to 2.7 V
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

#### description/ordering information

These octal buffers/drivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTH541 devices are ideal for driving bus lines or buffer-memory address registers. These devices feature inputs and outputs on opposite sides of the package that facilitate printed circuit board layout.

SN54	SN54LVTH541 FK PACKAGE (TOP VIEW)											
	A2	A1	V CC CC	OE2								
A3 A4 A5 A6 A7	3 4 5 6 7 8 9 8 8 8		11 12	19 18 17 16 15 14 13 9	Y1 Y2 Y3 Y4 Y5							

The 3-state control gate is a 2-input AND gate with active-low inputs so that, if either output-enable (OE1 or OE2) input is high, all outputs are in the high-impedance state.

· · · · · · · · · · · · · · · · · · ·	1			
Τ <sub>Α</sub>	PACK	AGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube	SN74LVTH541DW	
	SOIC – DW	Tape and reel	SN74LVTH541DWR	LVTH541
	SOP – NS	Tape and reel	SN74LVTH541NSR	LVTH541
–40°C to 85°C	SSOP – DB	Tape and reel	SN74LVTH541DBR	LXH541
		Tube	SN74LVTH541PW	
	TSSOP – PW	Tape and reel	SN74LVTH541PWR	LXH541
	CDIP – J	Tube	SNJ54LVTH541J	SNJ54LVTH541J
–55°C to 125°C	CFP – W	Tube	SNJ54LVTH541W	SNJ54LVTH541W
	LCCC - FK	Tube	SNJ54LVTH541FK	SNJ54LVTH541FK

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

SCBS682G - MARCH 1997 - REVISED OCTOBER 2003

#### description/ordering information (continued)


Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V<sub>CC</sub> is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

FUNCTION TABLE											
	INPUTS										
OE1	OE2	Α	Y								
L	L	L	L								
L	L	Н	н								
Н	Х	Х	Z								
Х	Н	Х	Z								

#### logic diagram (positive logic)



**To Seven Other Channels** 



SCBS682G - MARCH 1997 - REVISED OCTOBER 2003

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

	-0.5 V to 4.6 V
Voltage range applied to any output in the high-impe	–0.5 V to 7 V dance
or power-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state	, $V_O$ (see Note 1)
Current into any output in the low state, IO: SN54LV	TH541 96 mA
SN74LV	TH541 128 mA
Current into any output in the high state, IO (see Not	e 2): SN54LVTH541 48 mA
	SN74LVTH541 64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DB r	backage
DW	package 58°C/W
NS p	backage 60°C/W
PW	package 83°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 4)

		SN54LV	TH541	SN74LV	TH541	
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	2	M.	2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage		5.5		5.5	V
ЮН	High-level output current	40	-24		-32	mA
IOL	Low-level output current	ng	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Об	10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate	<b>Q</b> 200		200		μs/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS682G - MARCH 1997 - REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN	54LVTH	541	SN	74LVTH5	641	
PAI	RAMETER	TEST C	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK		V <sub>CC</sub> = 2.7 V,	l <sub>l</sub> = –18 mA			-1.2			-1.2	V
		$V_{CC}$ = 2.7 V to 3.6 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0	.2		V <sub>CC</sub> -0	.2		
		V <sub>CC</sub> = 2.7 V,	IOH = -8 mA	2.4			2.4			.,
VOH			I <sub>OH</sub> = -24 mA	2						V
		$V_{CC} = 3 V$	I <sub>OH</sub> = -32 mA				2			
			I <sub>OL</sub> = 100 μA			0.2			0.2	
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 24 mA			0.5			0.5	
			I <sub>OL</sub> = 16 mA			0.4			0.4	
VOL	- V <sub>CC</sub> = 3 V		I <sub>OL</sub> = 32 mA			0.5			0.5	V
		ACC = 3 A	I <sub>OL</sub> = 48 mA			0.55				
			I <sub>OL</sub> = 64 mA						0.55	
		V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V			10			10	
ι.	Control inputs	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC} \text{ or } GND$			±1			±1	
lj	Detainet		$V_{I} = V_{CC}$			<u>y</u> 1		N         TYP†         MAX           -1.2         -1.2           -0.2	μA	
	Data inputs	V <sub>CC</sub> = 3.6 V	$V_{I} = 0$		REI	-5			-1.2 0.2 0.5 0.4 0.55 10 ±1 1 1 -5 ±100 ±500 5 -5 ±100 ±100 ±100 0.19 5 0.19	
loff		$V_{CC} = 0,$	$V_{I}$ or $V_{O}$ = 0 to 4.5 V		Q				±100	μΑ
			V <sub>I</sub> = 0.8 V	75	S		75			
ll(hold)	Data inputs	$V_{CC} = 3 V$	V <sub>I</sub> = 2 V	-75	9		-75			μA
. ,		V <sub>CC</sub> = 3.6 V <sup>‡</sup> ,	$\begin{tabular}{ c                                   $							
IOZH		V <sub>CC</sub> = 3.6 V,	$V_{O} = 3 V$			5			5	μΑ
IOZL		V <sub>CC</sub> = 3.6 V,	$V_{O} = 0.5 V$			-5			-5	μΑ
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V <sub>O</sub> = OE = don't care	0.5 V to 3 V,			±100*			±100	μA
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V <sub>O</sub> = OE = don't care	= 0.5 V to 3 V,			±100*			±100	μA
		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19			0.19	
ICC		$I_{O} = 0,$	Outputs low			5			5	mA
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled			0.19			0.19	
∆ICC§		$V_{CC} = 3 V$ to 3.6 V, On Other inputs at $V_{CC}$ or				0.2			0.2	mA
Ci		VI = 3 V or 0			3			3		pF
Co		V <sub>O</sub> = 3 V or 0			7			7		pF

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>†</sup> All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^{\circ}$ C.

<sup>‡</sup>This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

§ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.



## SN54LVTH541, SN74LVTH541 **3.3-V ABT OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS SCBS682G – MARCH 1997 – REVISED OCTOBER 2003


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

				SN54L\	/TH541			SN7	4LVTH	541			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX		
<sup>t</sup> PLH		^	V	1	3.7	Ne	4	1.1	2.4	3.5		3.9	
<sup>t</sup> PHL	A	ř	1	3.7	JY2	4	1.1	2.4	3.5		3.9	ns	
<sup>t</sup> PZH	054 050	v	1.4	5.3	1	6.3	1.5	3.5	5.2		6.2		
<sup>t</sup> PZL	OE1 or OE2	Ŷ	1.4	5.4		6	1.5	3.7	5.3		5.9	ns	
<sup>t</sup> PHZ	054	054 050	v	1.4	5.8		6.1	1.5	3.9	5.6		5.9	
<sup>t</sup> PLZ	OE1 or OE2	Y	1.4	<b>Q</b> 5.4		5.7	1.5	3	5		5.3	ns	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.



SCBS682G - MARCH 1997 - REVISED OCTOBER 2003



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms





#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74LVTH541DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH541	Samples
SN74LVTH541DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH541	Samples
SN74LVTH541DWE4	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH541	Samples
SN74LVTH541DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH541	Samples
SN74LVTH541NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH541	Samples
SN74LVTH541PW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH541	Samples
SN74LVTH541PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH541	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

### PACKAGE OPTION ADDENDUM

10-Dec-2020

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

Texas Instruments


www.ti.com

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH541DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVTH541DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LVTH541NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LVTH541PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH541DBR	SSOP	DB	20	2000	853.0	449.0	35.0
SN74LVTH541DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LVTH541NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LVTH541PWR	TSSOP	PW	20	2000	853.0	449.0	35.0



www.ti.com

5-Jan-2022

#### TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74LVTH541DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LVTH541DWE4	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LVTH541PW	PW	TSSOP	20	70	530	10.2	3600	3.5

# **PW0020A**



## **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0020A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0020A

## **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **DB0020A**



## **PACKAGE OUTLINE**

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



# DB0020A

# **EXAMPLE BOARD LAYOUT**

### SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DB0020A

# **EXAMPLE STENCIL DESIGN**

### SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# **DW0020A**



## **PACKAGE OUTLINE**

#### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## DW0020A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

## **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated