





OPA1656

SBOS901A - MARCH 2019-REVISED JULY 2019

OPA1656 Ultra-Low-Noise, Low-Distortion, FET-Input, Burr-BrownTM **Audio Operational Amplifier**



Features

Ultra-low noise:

 Voltage noise: 2.9 nV/√Hz at 10 kHz Current noise: 6 fA/ \sqrt{Hz} at 1 kHz

Low distortion:

 0.000029% (–131 dB) at 1 kHz 0.000035% (–129 dB) at 20 kHz

High open-loop gain: 150 dB High output current: 100 mA Low input bias current: 10 pA

Slew rate: 24 V/us

Gain bandwidth product: 53 MHz

Rail-to-rail output


Wide supply range: ±2.25 V to ±18 V or 4.5 V to 36 V

Quiescent current: 3.9 mA per channel

Applications

- Soundbar
- Turntable
- DJ controllers, mixers, and other DJ equipment
- Professional audio mixer or control surface
- High-fidelity D/A converter
- Guitar effects pedal
- Guitar amplifier and other music instrument amplifier
- Professional microphones and wireless systems
- Headset and headphones
- Vibration analysis

Active Baxandall Tone Control



3 Description

The OPA1656 is a Burr-Brown™ operational amplifier (op amp) designed specifically for audio and industrial applications, where maintaining signal fidelity is crucial. The FET-input architecture achieves a low 2.9-nV/√Hz voltage noise density and 6-fA/√Hz current noise density, allowing for very low noise performance in a wide variety of circuits. The high bandwidth and high open-loop-gain design of the OPA1656 delivers a low distortion of 0.000035% (-129 dB) at 20 kHz, and improves audio signal fidelity across the full audio bandwidth. This device also features excellent output current drive capability. offering rail-to-rail output swing to within 250 mV of the power supplies with a 2-k Ω load, and can deliver 100 mA of output current.

The OPA1656 operates over a very wide supply range of ±2.25 V to ±18 V or (4.5 V to 36 V) on 3.9 mA of supply current to accommodate the power supply constraints of many types of audio products. The temperature range is specified from -40°C to +125°C. The device is offered in an 8-pin SOIC package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
OPA1656	SOIC (8)	4.90 mm × 3.91 mm		

(1) For all available packages, see the package option addendum at the end of the data sheet.

Ultra-Low Input Voltage Noise






Table of Contents


1	Features	8	Application and Implementation	
2	Applications 1 Description 1		8.1 Application Information	
4	Revision History2	9	Power Supply Recommendations	. 25
5	Pin Configuration and Functions 3	10	Layout	. 25
6	Specifications4		10.1 Layout Guidelines	25
	6.1 Absolute Maximum Ratings 4		10.2 Layout Example	26
	6.2 ESD Ratings	11	Device and Documentation Support	. 27
	6.3 Recommended Operating Conditions		11.1 Device Support	27
	6.4 Thermal Information		11.2 Documentation Support	28
	6.5 Electrical Characteristics5		11.3 Receiving Notification of Documentation Updates	s 28
	6.6 Typical Characteristics		11.4 Community Resource	28
7	Detailed Description		11.5 Trademarks	28
	7.1 Overview		11.6 Electrostatic Discharge Caution	28
	7.2 Functional Block Diagram		11.7 Glossary	28
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable	
	7.4 Device Functional Modes		Information	. 28

4 Revision History

Cr	nanges from Original (March 2019) to Revision A	Page
•	Changed device status from advanced information (preview) to production data (active)	1



5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION			
NAME	NO.	I/O	DESCRIPTION			
−IN A	2	1	Inverting input, channel A			
+IN A	3	1	Noninverting input, channel A			
–IN B	6	I	Inverting input, channel B			
+IN B	5	I	Noninverting input, channel B			
OUT A	1	0	Output, channel A			
OUT B	7	0	Output, channel B			
V-	4	_	Negative (lowest) power supply			
V+	8	_	Positive (highest) power supply			



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	Supply voltage, $V_S = (V+) - (V-)$		40	V
	Input	(V-) - 0.5	(V+) + 0.5	V
Current	Input (all pins except power-supply pins)	-10	10	mA
	Output short-circuit ⁽²⁾	Continu	ous	
Temperature	Operating, T _A	- 55	125	°C
	Junction, T _J		150	°C
	Storage, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these oranyother conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periodsmayaffect device reliability.

(2) Short-circuit to V_S / 2 (groundinsymmetrical dual-supply setups), one amplifier per package.

6.2 ESD Ratings

				VALUE	UNIT
	V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	\/
		Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allowssafemanufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Supply voltage	4.5 (±2.25)	36 (±18)	٧
Operating temperature, T _A	-40	125	°C

6.4 Thermal Information

		OPA1656	
	THERMAL METRIC (1)	D (SOIC)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	119.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	65.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	10.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	64.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allowssafemanufacturing with a standard ESD control process.



6.5 Electrical Characteristics

at $T_A = 25$ °C, $V_S = \pm 18$ V, $R_L = 2$ k Ω , and $V_{CM} = V_{OUT} = V_S/2$ (unless otherwise noted)

	PARAMETER	Т	EST CONDITIONS	MIN	TYP	MAX	UNIT
AUDIO PEI	RFORMANCE						
		$G = 1, R_1 = 600$	Ω , $V_O = 3.5 V_{RMS}$, $f = 1 kHz$,	0.000	0029%		
			ement bandwidth		-131		dB
		G = 1. R ₁ = 600	Ω , $V_0 = 3.5 V_{RMS}$, $f = 20 kHz$,	0.0	0001%		
THD+N			ement bandwidth		-120		dB
	Total harmonic distortion + noise	$G = 1, R_1 = 2 k\Omega$	$\Omega, V_0 = 3.5 V_{RMS}, f = 1 \text{ kHz},$	0.000	0029%		
			ement bandwidth		-131		dB
		$G = 1, R_1 = 2 k\Omega$	Ω , $V_0 = 3.5 V_{RMS}$, $f = 20 kHz$,	0.000	0035%		
			ement bandwidth		-129		dB
			SMPTE/DIN two-tone, 4:1	0.000	0018%		
		G = 1	(60 Hz and 7 kHz)		-135		dB
IMD	Intermodulation distortion	$V_O = 3.5 V_{RMS}$	CCIF twin-tone	0.000	0020%		
			(19 kHz and 20 kHz)		-134		dB
FREQUEN	CY RESPONSE	+			-		
00111	Gain-bandwidth product	G = 100			53		MHz
GBW	Unity gain bandwidth	G = 1			20		MHz
SR	Slew rate	G = -1, 10-V ste	ер		24		V/µs
	Full power bandwidth ⁽¹⁾	V _O = 1 V _P			3.8		MHz
	Overload recovery time	G = -10			ns		
	Channel separation	f = 1 kHz				dB	
	Settling time	0.01%, G = −1,	10-V step		800		ns
NOISE							
		f = 20 Hz to 20	kHz		0.53		μV _{RMS}
	Input voltage noise	f = 0.1 Hz to 10	Hz		1.9		μV _{PP}
		f = 100 Hz			11.8		nV/√ Hz
e _n	Input voltage noise density	f = 1 kHz			4.3		=
		f = 10 kHz			2.9		nV/√Hz
i _n	Input current noise density	f = 1 kHz			6		fA/√Hz
OFFSET V	OLTAGE						
V _{os}	Input offset voltage	V _S = ±2.25 V to	±18 V		±0.5	±1	mV
		$V_S = \pm 2.25 \text{ V to}$					1//00
dV _{OS} /dT	Input offset voltage drift	$T_A = -40^{\circ}C \text{ to } +$	125°C ⁽²⁾		0.3	2	μV/°C
PSRR	Power-supply rejection ratio	$V_S = \pm 2.25 \text{ V to}$	±18 V		0.3	5	μV/V
INPUT BIA	S CURRENT						
I _B	Input bias current	$V_{CM} = 0 V^{(3)}$			±10	±20	pA
los	Input offset current	$V_{CM} = 0 V$			±10	±20	pA
INPUT VOL	TAGE RANGE						
V_{CM}	Common-mode voltage range			(V-)		(V+) - 2.25	V
CMRR	Common-mode rejection ratio	$(V-) \le V_{CM} \le (V-)$	+) - 2.25	106	120		dB
INPUT IMP	EDANCE						
	Differential			100	0 9.1		$M\Omega \parallel pF$
	Common-mode			6	6 1.9		$10^{12}\Omega \parallel pF$
OPEN-LOC	P GAIN	-1	 				
		$(V-) + 1.3 V \le V$ $R_L = 600 \Omega$	/ _O ≤ (V+) – 1.3 V	134	150		dB
A _{OL}	Open-loop voltage gain		/ _O ≤ (V+) − 0.5 V	134	154		dB

⁽¹⁾ Full-power bandwidth = SR / $(2\pi \times V_P)$,where SR = slew rate.

²⁾ Specified by design and characterization.

⁽³⁾ Input bias current test conditions can vary from nominal ambient conditions as a result of junction temperature differences.



Electrical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 18$ V, $R_L = 2$ k Ω , and $V_{CM} = V_{OUT} = V_S/2$ (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
OUTPUT									
Vo	Voltage output	$R_L = 2 k\Omega$	(V-) + 0.25		(V+) - 0.25	V			
Zo	Open-loop output impedance	f = 1 MHz		26		Ω			
I _{SC}	Short-circuit current ⁽⁴⁾			±100		mA			
C_L	Capacitive load drive			100		pF			
POWER	SUPPLY		·						
	0	I _O = 0 A, V _S = ±2.25 V to ±18 V		3.9	4.6	mA			
IQ	Quiescent current (per channel)	$I_O = 0 \text{ A}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}^{(2)}$			5.0	mA			

⁽⁴⁾ One channel at a time.



6.6 Typical Characteristics

at T_A = 25°C, V_S = ±15 V, R_L = 2 k Ω , and V_{CM} = V_S/2 (unless otherwise noted)



Copyright © 2019, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 15$ V, $R_L = 2$ k Ω , and $V_{CM} = V_S/2$ (unless otherwise noted) G = -1, $600-\Omega$ Load G = -1, $600-\Omega$ Load % Total Harmonic Distortion + Noise (dB) (dB) G = -1, $2k-\Omega$ Load G = -1.2k - O.L. and + Noise G = -1, $10k-\Omega$ Load G = -1, $10k-\Omega$ Load Total Harmonic Distortion + Noise Total Harmonic Distortion + Noise G = +1, $600-\Omega$ Load $G = +1.600-\Omega$ Load G = +1, $2k-\Omega$ Load G = +1, $2k-\Omega$ Load 0.001 -100 Total Harmonic Distortion G = +1, $10k-\Omega$ Load G = +1, $10k-\Omega$ Load 0.01 0.001 -100 0.0001 0.0001 120 140 0.00001 1E-5 100 20k 100m 10 10k Frequency (Hz) Output Amplitude (V_{RMS}) $V_{OUT} = 3 V_{RMS}$ f = 1 kHzBandwidth = 80 kHz Bandwidth = 80 kHz Figure 7. THD+N Ratio vs Frequency Figure 8. THD+N Ratio vs Output Amplitude 0.001 100 0.005 G = -1, $V_{IN} = 1 V_{PP} (0.354 V_{RMS})$ 0.0005 G = -1, HD20.003 (g % G = -1, HD3 G = -1, $V_{IN} = 5 V_{PP} (1.768 V_{RMS})$ 0.0002 0.002 G = -1, HD4Total Harmonic Distortion + Noise G = +1, $V_{IN} = 1 V_{PP} (0.354 V_{RMS})$ Harmonic Distortion + Noise 0.0001 -120 G = +1, $V_{IN} = 5 V_{PP} (1.768 V_{RMS})$ G = -1, HD55E-5 0.001 -100 G = +1, HD22E-5 0.0007 G = +1, HD3 Amplitude (%) 140 1E-5 G = +1, HD4 0.0005 5E-6 G = +1, HD50.0003 2E-6 0.0002 160 1E-6 5E-7 0.0001 -120 2E-7 7E-5 180 5E-5 3E-5 2F-8 1E-8 -200 2E-5 20 100 1k 10k 20k ±5 ±10 ±18 Frequency (Hz) V_S (V) $V_{OUT} = 3 V_{RMS}$ Bandwidth = 80 kHz f = 1 kHz $R_L = 2 k\Omega$ Bandwidth = 80 kHzFigure 9. Individual Harmonic Amplitude vs Frequency Figure 10. THD+N vs Supply Voltage CCIF -20 **SMPTE** Intermodulation Distortion (dB) Intermodulation Distortion (%) -40 0.01 -60 Amplitude (dBc) -80 -100 0.001 -100 -120 -140 0.0001 120 -160 -180 1E-5 140 -200 10m 10 10k 50k 20 Output Amplitude (V_{RMS}) Frequency (Hz) D140 D142 Bandwidth = 80 kHz G = 1, $V_{OUT} = 3 V_{RMS}$ $R_1 = 2 k\Omega$ Bandwidth = 80 kHz

Submit Documentation Feedback

Figure 11. Intermodulation Distortion vs Amplitude


Copyright © 2019, Texas Instruments Incorporated

Figure 12. FFT, 1-kHz Sine Wave



Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 15$ V, $R_L = 2$ k Ω , and $V_{CM} = V_S/2$ (unless otherwise noted)



Copyright © 2019, Texas Instruments Incorporated

(Referred to Input)


Submit Documentation Feedback

(Referred to Input)

TEXAS INSTRUMENTS

Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 15$ V, $R_L = 2$ k Ω , and $V_{CM} = V_S/2$ (unless otherwise noted)



Submit Documentation Feedback

Figure 23. Small-Signal Step Response (100 mV)


Copyright © 2019, Texas Instruments Incorporated

Figure 24. Small-Signal Step Response (100 mV)



Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 15$ V, $R_L = 2$ k Ω , and $V_{CM} = V_S/2$ (unless otherwise noted)




Copyright © 2019, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

Typical Characteristics (continued)

at T_A = 25°C, V_S = ±15 V, R_L = 2 k Ω , and V_{CM} = $V_S/2$ (unless otherwise noted)



Submit Documentation Feedback

Figure 35. Phase Margin vs Capacitive Load


Copyright © 2019, Texas Instruments Incorporated

Figure 36. Percent Overshoot vs Capacitive Load



Typical Characteristics (continued)

at T_A = 25°C, V_S = ±15 V, R_L = 2 k Ω , and V_{CM} = $V_S/2$ (unless otherwise noted)



Product Folder Links: OPA1656

Figure 41. No Phase Reversal




7 Detailed Description

7.1 Overview

The OPA1656 uses a three-gain-stage architecture to achieve very low noise and distortion. The *Functional Block Diagram* shows a simplified schematic of the OPA1656 (one channel shown). The device consists of a low noise input stage and feedforward pathway coupled to a high-current output stage. This topology exhibits superior distortion performance under a wide range of loading conditions compared to other operational amplifiers.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Phase Reversal Protection

The OPA1656 has internal phase-reversal protection. Many op amps exhibit phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the OPA1656 prevents phase reversal with excessive common-mode voltage. Instead, the appropriate rail limits the output voltage. This performance is shown in Figure 42.




Figure 42. Output Waveform Devoid of Phase Reversal During an Input Overdrive Condition

7.3.2 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.



Feature Description (continued)

A good understanding of this basic ESD circuitry and the relevance to an electrical overstress event is helpful. Figure 43 illustrates the ESD circuits contained in the OPA1656 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.




Figure 43. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, high-current pulse when discharging through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent damage. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more amplifier device pins, current flows through one or more steering diodes. Depending on the path that the current takes, the absorption device can activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the OPA1656 but below the device breakdown voltage level. When this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit, as shown in Figure 43, the ESD protection components are intended to remain inactive and do not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some internal ESD protection circuits can turn on and conduct current. Any such current flow occurs through steering-diode paths and rarely involves the absorption device.

Figure 43 shows a specific example where the input voltage (V_{IN}) exceeds the positive supply voltage (V+) by 500 mV or more. Much of what happens in the circuit depends on the supply characteristics. If V+ can sink the current, one of the upper input steering diodes conducts and directs current to V+. Excessively high current levels can flow with increasingly higher V_{IN} . As a result, the data sheet specifications recommend that applications limit the input current to 10 mA.



Feature Description (continued)

If the supply is not capable of sinking the current, V_{IN} can begin sourcing current to the operational amplifier and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings.

Another common question involves what happens to the amplifier if an input signal is applied to the input when the power supplies (V+ or V-) are at 0 V. Again, this question depends on the supply characteristic when at 0 V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the input source supplies the operational amplifier current through the current-steering diodes. This state is not a normal bias condition; most likely, the amplifier does not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

If there is any uncertainty about the ability of the supply to absorb this current, add external Zener diodes to the supply pins; see Figure 43. Select the Zener voltage so that the diode does not turn on during normal operation. However, the Zener voltage must be low enough so that the Zener diode conducts if the supply pin begins to rise above the safe-operating, supply-voltage level.

7.3.3 EMI Rejection Ratio (EMIRR)

The electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of operational amplifiers. An adverse effect that is common to many operational amplifiers is a change in the offset voltage as a result of RF signal rectification. An operational amplifier that is more efficient at rejecting this change in offset as a result of EMI has a higher EMIRR and is quantified by a decibel value. Measuring EMIRR can be performed in many ways, but this document provides the EMIRR IN+, which specifically describes the EMIRR performance when the RF signal is applied to the noninverting input pin of the operational amplifier. In general, only the noninverting input is tested for EMIRR for the following three reasons:

- Operational amplifier input pins are known to be the most sensitive to EMI, and typically rectify RF signals better than the supply or output pins.
- The noninverting and inverting operational amplifier inputs have symmetrical physical layouts and exhibit nearly matching EMIRR performance.
- EMIRR is easier to measure on noninverting pins than on other pins because the noninverting input pin can
 be isolated on a printed-circuit-board (PCB). This isolation allows the RF signal to be applied directly to the
 noninverting input pin with no complex interactions from other components or connecting PCB traces.

A more formal discussion of the EMIRR IN+ definition and test method is provided in the *EMI Rejection Ratio of Operational Amplifiers* application report, available for download at www.ti.com.

The EMIRR IN+ of the OPA1656 is plotted versus frequency in Figure 44. If available, any dual and quad operational amplifier device versions have nearly identical EMIRR IN+ performance. The OPA1656 unity-gain bandwidth is 20 MHz. EMIRR performance below this frequency denotes interfering signals that fall within the operational amplifier bandwidth.




Figure 44. OPA1656 EMIRR vs Frequency



Feature Description (continued)

Table 1 lists the EMIRR IN+ values for the OPA1656 at particular frequencies commonly encountered in real-world applications. Applications listed in Table 1 can be centered on or operated near the particular frequency shown. This information can be of special interest to designers working with these types of applications, or working in other fields likely to encounter RF interference from broad sources, such as the industrial, scientific, and medical (ISM) radio band.

	•	
FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, UHF	36 dB
900 MHz	GSM, radio communication and navigation, GPS (to 1.6 GHz), ISM, aeronautical mobile, UHF	42 dB
1.8 GHz	GSM, mobile personal comm. broadband, satellite, L-band	52 dB
2.4 GHz	802.11b/g/n, Bluetooth™, mobile personal comm., ISM, amateur radio and satellite, S-band	64 dB
3.6 GHz	Radiolocation, aero comm./nav., satellite, mobile, S-band	67 dB
5 GHz	802.11a/n, aero communication and navigation, mobile communication, space and satellite operation, C-band	77 dB

Table 1. OPA1656 EMIRR IN+ for Frequencies of Interest

7.3.3.1 EMIRR IN+ Test Configuration

Figure 45 shows the circuit configuration for testing the EMIRR IN+. An RF source is connected to the operational amplifier noninverting input pin using a transmission line. The operational amplifier is configured in a unity-gain buffer topology with the output connected to a low-pass filter (LPF) and a digital multimeter (DMM). A large impedance mismatch at the operational amplifier input causes a voltage reflection; however, this effect is characterized and accounted for when determining the EMIRR IN+. The resulting dc offset voltage is sampled and measured by the multimeter. The LPF isolates the multimeter from residual RF signals that can interfere with multimeter accuracy. See the *EMI Rejection Ratio of Operational Amplifiers* application report for more details.




Figure 45. EMIRR IN+ Test Configuration Schematic

7.4 Device Functional Modes

7.4.1 Operating Voltage

The OPA1656 operates from ± 2.25 V to ± 18 V supplies while maintaining excellent performance. The OPA1656 can operate with as little as 4.5 V between the supplies and with up to 36 V between the supplies. However, some applications do not require equal positive and negative output voltage swing. With the OPA1656, power-supply voltages are not required to be equal. For example, the positive supply can be set to 25 V with the negative supply at ± 5 V.

In all cases, the common-mode voltage must be maintained within the specified range. In addition, key parameters are specified over the temperature range of $T_A = -40$ °C to 125°C.



Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Basic Noise Calculations


Low-noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases; consider the effect of source resistance on overall op amp noise performance. Total noise of the circuit is the root-sum-square combination of all noise components.

Figure 46 shows noninverting (A) and inverting (B) op amp circuit configurations with gain. In circuit configurations with gain, the feedback network resistors contribute noise. In general, the current noise of the op amp reacts with the feedback resistors to create additional noise components.

The selected feedback resistor values make these noise sources negligible. Low impedance feedback resistors load the output of the amplifier. The equations for total noise are shown for both configurations.

(A) Noise in Noninverting Gain Configuration

Noise at the output is given as Eo, where



(1)
$$E_0 = \left(1 + \frac{R_2}{R_1}\right) \cdot \sqrt{(e_S)^2 + (e_N)^2 + \left(e_{R_1 \parallel R_2}\right)^2 + (i_N \cdot R_S)^2 + \left(i_N \cdot \left[\frac{R_1 \cdot R_2}{R_1 + R_2}\right]\right)^2} \quad [V_{RMS}]$$

(2)
$$e_S = \sqrt{4 \cdot k_B \cdot T(K) \cdot R_S} \quad \left[\frac{V}{\sqrt{Hz}} \right]$$

(3)
$$e_{R_1 \parallel R_2} = \sqrt{4 \cdot k_B \cdot T(K) \cdot \left[\frac{R_1 \cdot R_2}{R_1 + R_2}\right]} \left[\frac{V}{\sqrt{Hz}}\right]$$
 Thermal noise of R₁ || R₂

(4)
$$k_B = 1.38065 \cdot 10^{-23} \left[\frac{J}{K} \right]$$


Boltzmann Constant

(5)
$$T(K) = 237.15 + T({}^{\circ}C)$$
 [K]

Temperature in kelvins

(B) Noise in Inverting Gain Configuration

Noise at the output is given as Eo, where



(6)
$$E_{O} = \left(1 + \frac{R_{2}}{R_{S} + R_{1}}\right) \cdot \sqrt{(e_{N})^{2} + \left(e_{R_{1} + R_{S} \parallel R_{2}}\right)^{2} + \left(i_{N} \cdot \left[\frac{(R_{S} + R_{1}) \cdot R_{2}}{R_{S} + R_{1} + R_{2}}\right]\right)^{2}} \quad [V_{RMS}]$$

$$(7) \quad e_{R_1+R_S\parallel R_2} = \sqrt{4\cdot k_B\cdot T(K)\cdot \left[\frac{(R_S+R_1)\cdot R_2}{R_S+R_1+R_2}\right]} \quad \left[\frac{V}{\sqrt{Hz}}\right] \quad \text{Thermal noise of } (\mathsf{R_1}+\mathsf{R_S}) \parallel \mathsf{R_2}$$

(8)
$$k_B = 1.38065 \cdot 10^{-23} \left[\frac{J}{K} \right]$$

Boltzmann Constant

(9)
$$T(K) = 237.15 + T({}^{\circ}C)$$
 [K]

Temperature in kelvins

Copyright © 2017, Texas Instruments Incorporated

- (1) e_N is the voltage noise of the amplifier. For the OPA1656, $e_N = 4.3 \text{ nV}/\sqrt{\text{Hz}}$ at 1 kHz.
- (2) i_N is the current noise of the amplifier. For the OPA1656, $i_N = 6 \text{ fA}/\sqrt{\text{Hz}}$ at 1 kHz.
- For additional resources on noise calculations, see TI's Precision Labs Series.

Figure 46. Noise Calculation in Gain Configurations



8.2 Typical Applications

8.2.1 Preamplifier Circuit for Vinyl Record Playback With Moving-Magnet Phono Cartridges

The noise and distortion performance of the OPA1656 is exceptional in applications with high source impedances, which makes these devices an excellent choice in preamplifier circuits for moving magnet phono cartridges. The high source impedance of the cartridge, and high gain required by the RIAA playback curve at low frequency, requires an amplifier with both low input current noise and low input voltage noise.




Figure 47. Preamplifier Circuit for Vinyl Record Playback With Moving-Magnet Phono Cartridges (Single Channel Shown)

8.2.1.1 Design Requirements

Gain: 40 dB (1 kHz)

RIAA Accuracy: ±0.5 dB (100 Hz to 20 kHz)

Power Supplies: ±15 V

8.2.1.2 Detailed Design Procedure

Vinyl records are recorded using an equalization curve specified by the Recording Institute Association of America (RIAA). The purpose of this equalization curve is to decrease the amount of space occupied by a grove on the record and therefore maximize the amount of information able to be stored. Proper playback of music stored on the record requires a preamplifier circuit that applies the inverse transfer function of the recording equalization curve. The combination of the recording equalization and the playback equalization results in a flat frequency response over the audio range, as Figure 48 shows.




Figure 48. RIAA Recording and Playback Curves Normalized at 1 kHz

The basic RIAA playback curve implements three time constants: 75 μ s, 380 μ s, and 3180 μ s. An IEC amendment is later added to the playback curve and implements a pole in the curve at 20 Hz with the intent of protecting loudspeakers from excessive low frequency content. Rather than strictly adhering to the IEC amendment, this design moves this pole to a lower frequency to improve low frequency response and still providing protection for loudspeakers.

Resistor R1 and capacitor C1 are selected to provide the proper input impedance for the moving magnet cartridge. Cartridge loading is specified by the manufacturer in the cartridge datasheet and is absolutely crucial for proper response at high frequency. 47 k Ω is a common value for the input resistor, and the capacitive loading is usually specified to 200 pF to 300 pF per channel. This capacitive loading specification includes the capacitance of the cable connecting the turntable to the preamplifier, as well as any additional parasitic capacitances at the preamplifier input. Therefore, the value of C1 must be less than the loading specification to account for these additional capacitances.

The output network consisting of R5, R6, and C5 serves to ac couple the preamplifier circuit to any subsequent electronics in the signal path. The $100-\Omega$ resistor R5 limits in-rush current into coupling capacitor C5 and prevents parasitic capacitance from cabling from causing instability. R6 prevents charge accumulation on C5. Capacitor C5 is chosen to be the same value as C4; for simplicity however, the value of C5 must be large enough to avoid attenuating low frequency information.



The feedback resistor elements must be selected to provide the correct response within the audio bandwidth. In order to achieve the correct frequency response, the passive components in Figure 47 must satisfy Equation 1, Equation 2, and Equation 3:

$$R_2 \times C_2 = 3180 \mu s \tag{1}$$

$$R_3 \times C_3 = 75\mu s \tag{2}$$

$$(R_2 || R_3) \times (C_2 + C_3) = 318 \mu s$$
 (3)

R2, R3, and R4 must also be selected to meet the design requirements for gain. The gain at 1 kHz is determined by subtracting 20 dB from gain of the circuit at very low frequency (near dc), as shown in Equation 4:

$$A_{1kHz} = A_{LF} - 20dB \tag{4}$$

Therefore, the low frequency gain of the circuit must be 60 dB to meet the goal of 40 dB at 1 kHz and is determined by resistors R2, R3, and R4 as shown in Equation 5:

$$A_{LF} = 1 + \frac{R_3 + R_2}{R_4} = 1000(60dB) \tag{5}$$

Because there are multiple combinations of passive components that satisfy these equations, a spreadsheet or other software calculation tool is the easiest method to examine resistor and capacitor combinations.

Capacitor C4 forces the gain of the circuit to unity at dc in order to limit the offset voltage at the output of the preamplifier circuit. The high-pass corner frequency created by this capacitor is calculated by Equation 6:


$$\mathsf{F}_{\mathsf{HP}} = \frac{1}{2\pi \mathsf{R}_4 \mathsf{C}_4} \tag{6}$$

The circuit described in Figure 47 is constructed with 1% tolerance resistors and 5% tolerance NP0, COG ceramic capacitors without any additional hand sorting. The large value of C4 typically requires an electrolytic type to be used. However, electrolytic capacitors have the potential to introduce distortion into the signal path. This circuit is constructed using a bipolar electrolytic capacitor specifically intended for audio applications.

8.2.1.3 Application Curves

The deviation from the ideal RIAA transfer function curve is shown in Figure 49 and normalized to an ideal gain of 40 dB at 1 kHz. The measured gain at 1 kHz is 0.05 dB less than the design goal, and the maximum deviation from 100 Hz to 20 kHz is 0.18 dB. The deviation from the ideal curve can be improved by hand-sorting resistor and capacitor values to their ideal values. The value of C4 can also be increased to reduce the deviation at low frequency.

A spectrum of the preamplifier output signal is shown in Figure 50 for a 10 mV $_{RMS}$, 1-kHz input signal (1-V $_{RMS}$ output). All distortion harmonics are below the preamplifier noise floor.






Figure 50. Output Spectrum for a 10-mV_{RMS}, 1-kHz Input Signal

Copyright © 2019, Texas Instruments Incorporated

Submit Documentation Feedback



8.2.2 Composite Headphone Amplifier

Figure 51 shows the BUF634A buffer inside the feedback loop of the OPA1656 to increase the available output current for low-impedance headphones. If the BUF634A is used in wide-bandwidth mode, no additional components beyond the feedback resistors are required to maintain loop stability.





Figure 51. Composite Headphone Amplifier (Single-Channel Shown)

8.2.2.1 Application Curves



Product Folder Links: OPA1656

22



8.2.3 Baxandall Tone Control

Figure 54 gives an example of ultra-low noise and THD tone control. This circuit provides 20 dB of gain at the first stage, followed by two separate tone controls for bass and treble. The passive circuit is designed to yield a flat gain response with the potentiometers both set to 50%.




Figure 54. Dual Potentiometer Baxandall Tone Control

8.2.3.1 Application Curves




Figure 55. Amplitude vs Frequency for Various Tone-Control Settings



8.2.4 Guitar Input to XLR Output

The OPA1656 is an excellent choice for guitar input circuits as a result of the high input impedance and ultra-low noise performance. Figure 56 gives an example of a basic guitar input circuit to differential XLR schematic. The logarithmic taper potentiometer shown in this circuit provides 6 dB of gain at 0%, and 40 dB of gain at 100%. The rail-to-rail output swing of the OPA1656 allows for a high amplitude swing at the outputs of the differentially configured amplifiers, while maintaining very low distortion performance. A $10-\mu F$ dc blocking capacitor is used in the feedback of the noninverting stage to remove any dc offset as a result of the amplifier offset voltage. However, this dc blocking capacitor can be eliminated for applications that are not sensitive to low dc offsets.




Figure 56. Guitar Input to XLR Output Schematic

8.2.4.1 Application Curves




Figure 57. 1-kHz Input Signal Transient Simulation



9 Power Supply Recommendations

The OPA1656 is specified for operation from 4.5 V to 36 V (±2.25 V to ±18 V); many specifications apply from –40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics* section.

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good printed-circuit board (PCB) layout practices, including:


- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and of op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Physically
 separate digital and analog grounds, observing the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
 these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to
 in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in Figure 58, keeping R_F and R_G close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the
 plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to
 remove moisture introduced into the device packaging during the cleaning process. A low temperature, postcleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

10.1.1 Power Dissipation

The OPA1656 op amp is capable of driving $600-\Omega$ loads with a power-supply voltage up to ± 18 V and full operating temperature range. Internal power dissipation increases when operating at high supply voltages. Copper leadframe construction used in the OPA1656 improves heat dissipation compared to conventional materials. Circuit board layout can also help minimize junction temperature rise. Wide copper traces help dissipate the heat by acting as an additional heat sink. Temperature rise can be further minimized by soldering the devices to the circuit board rather than using a socket.



10.2 Layout Example






Figure 58. Operational Amplifier Board Layout for Noninverting Configuration



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 TINA-TI™ (Free Software Download)

TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI™ is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional DC, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the WEBENCH® Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

NOTE

These files require that either the TINA software (from DesignSoft™) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.

11.1.1.2 DIP Adapter EVM

The DIP Adapter EVM tool provides an easy, low-cost way to prototype small surface mount devices. The evaluation tool these TI packages: D or U (SOIC-8), PW (TSSOP-8), DGK (VSSOP-8), DBV (SOT-23-6, SOT-23-5 and SOT-23-3), DCK (SC70-6 and SC70-5), and DRL (SOT563-6). The DIP Adapter EVM may also be used with terminal strips or may be wired directly to existing circuits.

11.1.1.3 Universal Operational Amplifier EVM

The Universal Op Amp EVM is a series of general-purpose, blank circuit boards that simplify prototyping circuits for a variety of device package types. The evaluation module board design allows many different circuits to be constructed easily and quickly. Five models are offered, with each model intended for a specific package type. PDIP, SOIC, VSSOP, TSSOP and SOT-23 packages are all supported.

NOTE

These boards are unpopulated, so users must provide their own devices. TI recommends requesting several op amp device samples when ordering the Universal Op Amp EVM.

11.1.1.4 TI Precision Designs

TI Precision Designs are analog solutions created by TI's precision analog applications experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits. TI Precision Designs are available online at http://www.ti.com/ww/en/analog/precision-designs/.

11.1.1.5 WEBENCH® Filter Designer

WEBENCH® Filter Designer is a simple, powerful, and easy-to-use active filter design program. The WEBENCH Filter Designer allows the user to create optimized filter designs using a selection of TI operational amplifiers and passive components from TI's vendor partners.

Available as a web-based tool from the WEBENCH® Design Center, WEBENCH® Filter Designer allows the user to design, optimize, and simulate complete multistage active filter solutions within minutes.



11.2 Documentation Support

11.2.1 Related Documentation

The following documents are recommended for reference when using the OPA1656, and are available for download at www.ti.com.

- Texas Instruments, Source Resistance and Noise Considerations in Amplifiers technical brief
- Texas Instruments, Single-Supply Operation of Operational Amplifiers application bulletin
- Texas Instruments, Op Amp Performance Analysis application bulletin
- Texas Instruments, Compensate Transimpedance Amplifiers Intuitively application report
- Texas Instruments, Tuning in Amplifiers application bulletin
- Texas Instruments, Feedback Plots Define Op Amp AC Performance application bulletin
- Texas Instruments, Active Volume Control for Professional Audio design guide

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

Burr-Brown, TINA-TI, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments.

TINA, DesignSoft are trademarks of DesignSoft, Inc.

All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA1656ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP1656	Samples
OPA1656IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP1656	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Oct-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA1656IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Oct-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
OPA1656IDR	SOIC	D	8	2500	853.0	449.0	35.0	



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated