



# **OPA111**

# Low Noise Precision *Difet®* OPERATIONAL AMPLIFIER

## **FEATURES**

- LOW NOISE: 100% Tested, 8nV√Hz max (10kHz)
- LOW BIAS CURRENT: 1pA max
- LOW OFFSET: 250µV max
- LOW DRIFT: 1µV/°C max
- HIGH OPEN-LOOP GAIN: 120dB min
- HIGH COMMON-MODE REJECTION: 100dB min

## DESCRIPTION

The OPA111 is a precision monolithic dielectrically isolated FET ( $Difet^{(0)}$ ) operational amplifier. Outstanding performance characteristics allow its use in the most critical instrumentation applications.

Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET<sup>®</sup> amplifiers.

Very low bias current is obtained by dielectric isolation with on-chip guarding.


Laser trimming of thin-film resistors gives very low offset and drift. Extremely low noise is achieved with patented circuit design techniques. A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.

Standard 741 pin configuration allows upgrading of existing designs to higher performance levels.

BIFET® National Semiconductor Corp., Difet® Burr-Brown Corp.

# **APPLICATIONS**

- PRECISION INSTRUMENTATION
- DATA ACQUISITION
- TEST EQUIPMENT
- OPTOELECTRONICS
- MEDICAL EQUIPMENT—CAT SCANNER
- RADIATION HARD EQUIPMENT



International Airport Industrial Park • Mailing Address: PO Box 11400 Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP •

Tucson, AZ 85734 · Street Address: 6730 S. Tucson Blvd. · Tucson, AZ 85706
Telex: 066-6491 · FAX: (520) 889-1510 · Immediate Product Info: (800) 548-6132

© 1984 Burr-Brown Corporation

# **SPECIFICATIONS**

### ELECTRICAL

At V\_{CC} =  $\pm 15 \text{VDC}$  and T\_A = +25°C unless otherwise noted.

			OPA111AM	Λ		OPA111B	Λ		OPA111SN		
PARAMETER	CONDITION	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT											
NOISE											
Voltage, $f_0 = 10Hz$	100% Tested		40	80		30	60		40	80	nV/√Hz
$f_0 = 100 Hz$	100% Tested		15	40		11	30		15	40	nV/√Hz
$f_0 = 1 \text{ kHz}$	100% Tested		8	15		7	12		8	15	nV/√Hz
$f_0 = 10 \text{kHz}$	100% Tested		6	8		6	8		6	8	nV/√Hz
$f_B = 10Hz$ to $10kHz$	100% Tested		0.7	1.2		0.6	1		0.7	1.2	μVrms
$f_B = 0.1Hz$ to 10Hz	(1)		1.6	3.3		1.2	2.5		1.6	3.3	μVp-p
Current, $f_B = 0.1Hz$ to $10Hz$	(1)		9.5	15		7.5	12		9.5	15	fAp-p
$f_0 = 0.1Hz$ thru 20kHz	(1)		0.5	0.8		0.4	0.6		0.5	0.8	fA/√Hz
OFFSET VOLTAGE <sup>(2)</sup>											
Input Offset Voltage	$V_{CM} = 0VDC$		±100	±500		±50	±250		±100	±500	μV
Average Drift	$T_A = T_{MIN}$ to $T_{MAX}$		±2	±5		±0.5	±1		±2	±5	μV/°C
Supply Rejection	$V_{CC} = \pm 10V$ to $\pm 18V$	90	110		100	110		90	110		dB
			±3	±31		±3	±10		±3	±31	μV/V
BIAS CURRENT <sup>(2)</sup>			±0.8	±2		±0.5	+1		±0.8	±2	-
	V <sub>CM</sub> = 0VDC		±0.0	ΞZ		±0.5	±1		±0.0	ΞZ	рА
OFFSET CURRENT <sup>(2)</sup> Input Offset Current	V <sub>CM</sub> = 0VDC		±0.5	±1.5		±0.25	±0.75		±0.5	±1.5	pА
IMPEDANCE	0										
Differential			10 <sup>13</sup>    1			10 <sup>13</sup>    1			10 <sup>13</sup>    1		Ω    pF
Common-Mode			10 <sup>14</sup>    3			10 <sup>14</sup>    3			10 <sup>14</sup>    3		Ω    pF
VOLTAGE RANGE											
Common-Mode Input Range		±10	±11		±10	±11		±10	±11		V
Common-Mode Rejection	$V_{IN} = \pm 10 VDC$	90	110		100	110		90	110		dB
OPEN-LOOP GAIN, DC											
Open-Loop Voltage Gain	$R_L \geq 2k\Omega$	114	125		120	125		114	125		dB
FREQUENCY RESPONSE											
Unity Gain, Small Signal			2			2			2		MHz
Full Power Response	20Vp-p, $R_L = 2k\Omega$	16	32		16	32		16	32		kHz
Slew Rate	$V_0 = \pm 10V, R_L = 2k\Omega$	1	2		1	2		1	2		V/µs
Settling Time, 0.1%	Gain = $-1$ , R <sub>L</sub> = $2k\Omega$		6			6			6		μs
0.01%	10V Step		10			10			10		μs
Overload Recovery, 50% Overdrive <sup>(3)</sup>	Gain = −1		5			5			5		μs
RATED OUTPUT			-						-		1
Voltage Output	$R_L = 2k\Omega$	±11	±12		±11	±12		±11	±12		V
Current Output	$K_L = 2K\Omega^2$ $V_O = \pm 10VDC$	±11 ±5.5	±12 ±10		±11 ±5.5	±12 ±10		±11 ±5.5	±12 ±10		mA
Output Resistance	DC, Open Loop	±0.0	100		<u>+0.0</u>	100		<u>+0.0</u>	100		Ω
Load Capacitance Stability	Gain = +1		1000			1000			1000		pF
Short Circuit Current		10	40		10	40		10	40		mA
POWER SUPPLY											
Rated Voltage			±15			±15			±15		VDC
Voltage Range, Derated											
Performance		±5		±18	±5		±18	±5		±18	VDC
Current, Quiescent	I <sub>O</sub> = 0mADC		2.5	3.5		2.5	3.5		2.5	3.5	mA
TEMPERATURE RANGE	•										
Specification	Ambient Temp.	-25		+85	-25		+85	-55		+125	°C
Operating	Ambient Temp.	-55		+125	-55		+125	-55		+125	°C
Storage	Ambient Temp.	-65		+150	-65		+150	-65		+150	°C
$\theta$ Junction-Ambient	1		200			200		1	200		°C/W

NOTES: (1) Sample tested—this parameter is guaranteed. (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up. (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.




### ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At  $V_{CC}$  =  $\pm 15 VDC$  and  $T_{A}$  =  $T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.

		OPA111AM OPA111BM				М		OPA111S	N		
PARAMETER	CONDITION		TYP	MAX	MIN	TYP	МАХ	MIN	TYP	МАХ	UNITS
TEMPERATURE RANGE											
Specification Range	Ambient Temp.	-25		+85	-25		+85	-55		+125	°C
INPUT			•				•	•		•	
OFFSET VOLTAGE <sup>(1)</sup> Input Offset Voltage Average Drift Supply Rejection	$V_{CM} = 0VDC$ $V_{CC} = \pm 10V$ to $\pm 18V$	86	±220 ±2 100 ±10	±1000 ±5 ±50	90	±110 ±0.5 100 ±10	±500 ±1 ±32	86	±300 ±2 100 ±10	±1500 ±5 ±50	μV μV/°C dB μV/V
BIAS CURRENT <sup>(1)</sup> Input Bias Current	V <sub>CM</sub> = 0VDC		±50	±250		±30	±130		±820	±4100	pА
OFFSET CURRENT <sup>(1)</sup> Input Offset Current	V <sub>CM</sub> = 0VDC		±30	±200		±15	±100		±510	±3100	pА
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V <sub>IN</sub> = ±10VDC	±10 86	±11 100		±10 90	±11 100		±10 86	±11 100		V dB
OPEN-LOOP GAIN, DC										•	
Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	110	120		114	120		110	120		dB
RATED OUTPUT							•			•	
Voltage Output Current Output Short Circuit Current	$R_{L} = 2k\Omega$ $V_{O} = \pm 10VDC$ $V_{O} = 0VDC$	±10.5 ±5.25 10	±11 ±10 40		±11 ±5.25 10	±11.5 ±10 40		±11 ±5.25 10	±11.5 ±10 40		V mA mA
POWER SUPPLY	•							•	•	•	•
Current, Quiescent	I <sub>O</sub> = 0mADC		2.5	3.5		2.5	3.5		2.5	3.5	mA

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.

#### **CONNECTION DIAGRAM**



#### PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>
OPA111AM	TO-99	001
OPA111BM	TO-99	001
OPA111SM	TO-99	001

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

### **ORDERING INFORMATION**


MODEL	PACKAGE	TEMPERATURE RANGE	OFFSET VOLTAGE, MAX (μV)
OPA111AM	TO-99	-25°C to +85°C	±500
OPA111BM	TO-99	-25°C to +85°C	±250
OPA111SM	TO-99	-55°C to +125°C	±500

#### **ABSOLUTE MAXIMUM RATINGS**

Supply       ±18VDC         Internal Power Dissipation <sup>(1)</sup> 750mW         Differential Input Voltage <sup>(2)</sup> ±36VDC         Input Voltage Range <sup>(2)</sup> ±18VDC         Storage Temperature Range       -65°C to +150°C         Operating Temperature Range       -55°C to +125°C         Lead Temperature (soldering, 10s)       +300°C         Output Short Circuit Duration <sup>(3)</sup> Continuous         Junction Temperature       +175°C
NOTES: (1) Packages must be derated based on $\theta_{JC} = 150^{\circ}$ C/W or $\theta_{JA} = 300^{\circ}$ C/W. (2) For supply voltages less than ±18VDC, the absolute maximum input voltage is equal to +18V > V <sub>IN</sub> > -V <sub>CC</sub> - 6V. See Figure 2. (3) Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and T <sub>J</sub> .



#### **DICE INFORMATION**



PAD	FUNCTION
1	Offset Trim
2	–In
3	+In
4	-V <sub>s</sub>
5	Offset Trim
6	Output
7	+V <sub>s</sub>
8	Substrate


**Substrate Bias:** This Dielectrically-Isolated Substrate is normally connected to common.


### **MECHANICAL INFORMATION**

	MILS (0.001")	MILLIMETERS
Die Size Die Thickness Min. Pad Size	95 x 71 ±5 20 ±3 4 x 4	2.41 x 1.80 ±0.13 0.51 ±0.08 0.10 x 0.10
Backing: Transistor Count:		None 44

# **TYPICAL PERFORMANCE CURVES**


 $T_{A}$  = +25°C,  $V_{CC}$  =  $\pm 15 VDC$  unless otherwise noted.










 $T_A = +25^{\circ}C$ ,  $V_{CC} = \pm 15VDC$  unless otherwise noted.







VOLTAGE AND CURRENT NOISE SPECTRAL DENSITY vs TEMPERATURE 100 12  $f_0 = 1 kHz$ 10 10 Voltage Noise (nV/√Hz) Current Noise (fA/√Hz) 8 1 6 0.1 4 0.01 25 100 -75 -50 -25 0 50 75 125 Temperature (°C)












Power Supply Rejection (dB)

20

0


1


 $T_{A}$  = +25°C,  $V_{CC}$  =  $\pm 15 VDC$  unless otherwise noted.








 $T_{A}$  = +25°C,  $V_{CC}$  = ±15VDC unless otherwise noted.

















 $T_A$  = +25°C,  $V_{CC}$  = ±15VDC unless otherwise noted.



## **APPLICATIONS INFORMATION**

### OFFSET VOLTAGE ADJUSTMENT

The OPA111 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about  $0.3\mu V/^{\circ}C$  for each  $100\mu V$  of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as 741 and AD547. The OPA111 can replace most other amplifiers by leaving the external null circuit unconnected.

#### INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET amplifiers can be destroyed by the loss of  $-V_{CC}$ .




FIGURE 1. Offset Voltage Trim.

Unlike BIFET amplifiers, The **Difet** OPA111 requires input current limiting resistors only if its input voltage is greater than 6V more negative than  $-V_{CC}$ . A 10k $\Omega$  series resistor will limit input current to a safe level with up to ±15V input levels, even if both supply voltages are lost.




FIGURE 2. Input Current vs Input Voltage with  $\pm V_{CC}$  Pins Grounded.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift. Static protection is recommended when handling any precision IC operational amplifier.

#### **GUARDING AND SHIELDING**

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA111. To avoid leakage problems, it is recommended that the signal input lead of the OPA111 be wired to a Teflon standoff. If the OPA111 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern



should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential.

The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure 3).

If guarding is not required, pin 8 (case) should be connected to ground.




FIGURE 3. Connection of Input Guard.

#### NOISE: FET VERSUS BIPOLAR

Low noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases, so consider the effect of source resistance on overall operational amplifier noise performance. At low source impedances, the lower voltage noise of a bipolar operational amplifier is superior, but at higher impedances the high current noise of a bipolar amplifier becomes a serious liability. Above about  $15k\Omega$ , the OPA111 will have a lower total noise than an OP-27 (see Figure 4).

### BIAS CURRENT CHANGE VERSUS COMMON-MODE VOLTAGE

The input bias current of most popular BIFET operational amplifiers are affected by common-mode voltage (Figure 5). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely low bias current of the OPA111 is not compromised by common-mode voltage.

#### **APPLICATIONS CIRCUITS**

Figures 6 through 18 are circuit diagrams of various applications for the OPA111.




FIGURE 4. Voltage Noise Spectral Density vs Source Resistance.




FIGURE 5. Input Bias Currrent vs Common-Mode Voltage.




FIGURE 6. Pyroelectric Infrared Detector.






FIGURE 7. Zero-Bias Schottky Diode Square-Law RF Detector.




FIGURE 8. Computerized Axial Tomography (CAT) Scanner Channel Amplifier.




FIGURE 9. High Impedance  $(10^{14}\Omega)$  Amplifier.

**OPA111** 

BURR - BROWN

BB




FIGURE 10. Sensitive Photodiode Amplifier.




FIGURE 11. 60Hz Reject Filter.




FIGURE 12. Piezoelectric Transducer Charge Amplifier.




FIGURE 13. 0.6Hz Second-Order Low-Pass Filter.




FIGURE 14. RIAA Equalized Phono Preamplifier.




FIGURE 15. High Sensitivity (under 1nW) Fiber Optic Receiver for 9600 Baud Manchester Data.




FIGURE 16. 'N' Stage Parallel-Input Amplifier for Reduced Relative Amplifier Noise at the Output.






FIGURE 17. FET Input Instrumentation Amplifier.




FIGURE 18. Low-Droop Positive Peak Detector.





17-Mar-2017

### **PACKAGING INFORMATION**

Orderable Device		Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
OPA111AM	NRND	TO-99	LMC	8	20	Green (RoHS & no Sb/Br)	AU	N / A for Pkg Type		OPA111AM	
OPA111BM	NRND	TO-99	LMC	8	1	Green (RoHS & no Sb/Br)	AU	N / A for Pkg Type		OPA111BM	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



### PACKAGE OPTION ADDENDUM

17-Mar-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated