













TS5A21366 SCDS285B - MARCH 2009-REVISED AUGUST 2016

## TS5A21366 0.75-Ω 2-channel SPST Analog Switch With 1.8-V Compatible Input Logic

#### **Features**

- 2-Channel Single-Pole Single-Throw (SPST)
- 1.65-V to 5.5-V Power Supply (V<sub>CC</sub>)
- Isolation in Power-Down Mode,  $V_{CC} = 0$
- Low ON-State Resistance (0.75  $\Omega$  Typical)
- **Excellent ON-State Resistance Matching**
- Low Charge Injection
- Low Total Harmonic Distortion (THD+N)
- High Bandwidth (260 MHz)
- 1.8-V Compatible Control Input Threshold Independent of V<sub>CC</sub>
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)

## **Applications**

- Cell Phones
- **PDAs**
- Portable Instrumentation
- Audio and Video Signal Routing
- Portable Media Players
- Communication Circuits
- Computer Peripherals

#### 3 Description

The TS5A21366 is a bidirectional, 2-channel, singlepole single-throw (SPST) analog switch that is designed to operate from 1.65-V to 5.5-V supply voltages. The device offers a low ON-state resistance and an excellent channel-to-channel ON-state resistance matching. The device has excellent total harmonic distortion (THD+N) performance consumes very low power.

The control pin can be connected to a low voltage GPIO allowing it to be controlled by 1.8-V signals.

These features make this device ideal for portable audio applications.


The TS5A21366 is available in a small, space-saving 8-pin DCU or RSE package, and is characterized for operation over the free-air temperature range of -40°C to 85°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
T05 404000	VSSOP (8)	2.30 mm × 2.00 mm
TS5A21366	UQFN (8)	1.50 mm × 1.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Functional Block Diagram**



Copyright © 2016, Texas Instruments Incorporated



## **Table of Contents**

1 2	Features		8.2 Functional Block Diagram	
3	Description 1		8.4 Device Functional Modes2	1
4	Revision History	9	Application and Implementation 22	2
5	Pin Configuration and Functions3		9.1 Application Information	2
6	Specifications		9.2 Typical Application22	2
·	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations 24	4
	6.2 ESD Ratings	11	Layout24	4
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines24	4
	6.4 Thermal Information		11.2 Layout Example24	4
	6.5 Electrical Characteristics for 5-V Supply5	12	Device and Documentation Support 25	5
	6.6 Electrical Characteristics for 3.3-V Supply		12.1 Receiving Notification of Documentation Updates 2	5
	6.7 Electrical Characteristics for 2.5-V Supply9		12.2 Community Resource25	5
	6.8 Electrical Characteristics for 1.8-V Supply 11		12.3 Trademarks	5
	6.9 Typical Characteristics		12.4 Electrostatic Discharge Caution	5
7	Parameter Measurement Information 16		12.5 Glossary	5
8	Detailed Description         21           8.1 Overview         21	13	Mechanical, Packaging, and Orderable Information	5

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


#### Changes from Revision A (October 2009) to Revision B


Page

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	. 1
•	Changed V <sub>+</sub> to V <sub>CC</sub> in the pinout drawings	3
•	Deleted V <sub>CC</sub> , V <sub>NO</sub> row from <i>Electrical Characteristics for 5-V Supply</i>	5
•	Deleted V <sub>CC</sub> , V <sub>NO</sub> row from <i>Electrical Characteristics for 3.3-V Supply</i>	7
•	Deleted V <sub>CC</sub> , V <sub>NO</sub> row from <i>Electrical Characteristics for 2.5-V Supply</i>	9
•	Deleted V <sub>CC</sub> , V <sub>NO</sub> row from <i>Electrical Characteristics for 1.8-V Supply</i>	11



## 5 Pin Configuration and Functions





#### **Pin Functions**

PIN			DECODURTION
NAME	VSSOP	UQFN	DESCRIPTION
NO1	1	1	Switch 1, normally open
COM1	2	8	Switch 1, common
			Switch 2, digital control pin to connect COM to NO
IN2	3	7	LOW = High impedance signal path from NO pin to COM pin
			HIGH = NO pin connected to COM pin
GND	4	6	Digital ground
NO2	5	5	Switch 2, normally open
COM2	6	4	Switch 2, common
			Switch 1, digital control pin to connect COM to NO
IN1	7	3	LOW = High impedance signal path from NO pin to COM pin
			HIGH = NO pin connected to COM pin
V <sub>CC</sub>	8	2	Power supply



#### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(3)</sup>		-0.5	6.5	V
$V_{NO} \ V_{COM}$	Analog voltage <sup>(3)(4)(5)</sup>	oltage <sup>(3) (4) (5)</sup>		V <sub>CC</sub> + 0.5	V
I <sub>K</sub>	Analog port diode current	$V_{NO}$ , $V_{COM} < 0$	-50		mA
I <sub>NO</sub> I <sub>COM</sub>	ON-state switch current	V V 045 V	-200	200	Л
	ON-state peak switch current <sup>(6)</sup>	$V_{NO,} V_{COM} = 0 \text{ to } V_{CC}$	-400	400	mA
VI	Digital input voltage (3)(4)		-0.5	6.5	V
I <sub>IK</sub>	Digital input clamp current	V <sub>I</sub> < 0	-50		mA
I <sub>CC</sub>	Continuous current through V <sub>CC</sub>			100	mA
$I_{GND}$	Continuous current through GND		-100	100	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 5) This value is limited to 5.5 V maximum.
- (6) Pulse at 1-ms duration <10% duty cycle

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC</sub>	Power supply voltage (1)	1.65	5.5	V
$V_{NO} \ V_{COM}$	Analog signal voltage	0	$V_{CC}$	V
$V_{IN}$	Control input voltage	0	5.5	V
T <sub>A</sub>	Ambient temperature	-40	85	°C

<sup>(1)</sup> V<sub>CC</sub> needs to be supplied prior to the control input, see 1.8-V Compatible Control Input Threshold Independent of V<sub>CC</sub>.

#### 6.4 Thermal Information

		TS5A	TS5A21366			
	THERMAL METRIC <sup>(1)</sup>	DCU (VSSOP)	RSE (UQFN)	UNIT		
		8 PINS	8 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	211.3	168	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	83.8	71.9	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	90.1	80.3	°C/W		
ΨЈТ	Junction-to-top characterization parameter	9.2	9	°C/W		

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### **Thermal Information (continued)**

			TS5A21366			
THERMAL METRIC <sup>(1)</sup>		DCU (VSSOP)	DCU (VSSOP) RSE (UQFN)			
			8 PINS			
ΨЈВ	Junction-to-board characterization parameter	89.6	80.3	°C/W		

## 6.5 Electrical Characteristics for 5-V Supply

 $V_{CC}$  = 4.5 V to 5.5 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)<sup>(1)</sup>

PA	RAMETER	TEST CONDIT	TIONS	TA	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
ANALOG SW	ITCH								
	ON state of the	V <sub>NO</sub> = 2.5 V,	Switch ON,	25°C	4.5.7		0.75	1	
r <sub>ON</sub>	ON-state resistance	$I_{COM} = -100 \text{ mA},$	See Figure 15	Full	4.5 V			1.4	Ω
	ON-state resistance	V <sub>NO</sub> = 2.5 V,	Switch ON,	25°C			0.04	0.1	
$\Delta r_{on}$	match between channels	$I_{COM} = -100 \text{ mA},$	See Figure 15	Full	4.5 V			0.1	Ω
	ON-state resistance	V <sub>NO</sub> = 1 V, 1.5 V, 2.5 V,	Switch ON,	25°C	4.5 V		0.15	0.25	Ω
r <sub>on(flat)</sub>	flatness	$I_{COM} = -100 \text{ mA},$	See Figure 15	Full	4.5 V			0.25	7.2
		V <sub>NO</sub> = 1 V,				-10	1.4	10	
I <sub>NO(OFF)</sub>	NO OFF leakage current	$V_{COM} = 4.5 \text{ V},$ or $V_{NO} = 4.5 \text{ V},$ $V_{COM} = 1 \text{ V},$	Switch OFF, See Figure 16	25°C	5.5 V	-235		235	nA
1		$V_{NO} = 0 \text{ to } 5.5 \text{ V},$		F	0.1/	-5	0.06	5	
NO(PWROFF)		$V_{COM} = 5.5 \text{ V to } 0,$		Full	0 V	-10		10	μA
		$V_{COM} = 1 V$ ,		25°C		-10	1.4	10	
I <sub>COM(OFF)</sub>	COM OFF leakage current	$V_{NO} = 4.5 \text{ V},$ or $V_{COM} = 4.5 \text{ V},$ $V_{NO} = 1 \text{ V},$	Switch OFF, See Figure 16	Full	5.5 V	-235		235	nA
		$V_{NO} = 0 \text{ to } 5.5 \text{ V},$		25°C	0 V	-5	0.06	5	μΑ
COM(PWROFF)		$V_{COM} = 5.5 \text{ V to } 0,$		Full	0 0	-10		10	
		$V_{NO} = 1 V$ ,		25°C		-5	1.33	5	
I <sub>NO(ON)</sub>	NO ON leakage current	$V_{COM} = Open,$ or $V_{NO} = 4.5 \text{ V},$ $V_{COM} = Open,$	Switch ON, See Figure 17	Full	5.5 V	-50		50	nA
		$V_{COM} = 1 V$ ,		25°C		-5	1.33	5	
I <sub>COM(ON)</sub>	COM ON leakage current	$V_{NO}$ = Open, or $V_{COM}$ = 4.5 V, $V_{NO}$ = Open,	Switch ON, See Figure 17	Full	5.5 V	-50		50	nA
DIGITAL CON	ITROL INPUTS (IN1, I	N2) <sup>(2)</sup>							
V <sub>IH</sub>	Input logic high			Full	5.5 V	1.05		5.5	V
$V_{IL}$	Input logic low			Full	5.5 V	0		0.6	V
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage current	V <sub>I</sub> = 1.95 V or GND		Full	5.5 V	-0.6		0.6	μΑ
r <sub>IN</sub>	Input resistance	V <sub>I</sub> = 1.95 V		Full	5.5 V		6		$M\Omega$
DYNAMIC									
				25°C	5 V	39	49	72	
t <sub>ON</sub>	Turnon time	$\begin{aligned} &V_{COM} = V_{CC}, \\ &R_L = 50 \ \Omega, \end{aligned}$	C <sub>L</sub> = 35 pF, See Figure 19	Full	4.5 V to 5.5 V	28		97	ns

<sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

<sup>(2)</sup> All unused digital inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs, (SCBA004).



## **Electrical Characteristics for 5-V Supply (continued)**

 $V_{CC}$  = 4.5 V to 5.5 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)<sup>(1)</sup>

P	ARAMETER	TEST COND	OITIONS	T <sub>A</sub>	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
		V <sub>COM</sub> = V <sub>CC</sub> ,	$C_1 = 35 pF$ ,	25°C	5 V	168	243	318	
t <sub>OFF</sub>	Turnoff time	$V_{COM} = V_{CC},$ $R_L = 50 \Omega,$	See Figure 19	Full	4.5 V 5.5 V	178		323	ns
$Q_C$	Charge injection	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0,	C <sub>L</sub> = 1 nF, See Figure 23	25°C	5 V		1.3		рС
C <sub>NO(OFF)</sub>	NO OFF capacitance	V <sub>NO</sub> = V <sub>CC</sub> or GND, Switch OFF,	See Figure 18	25°C	5 V		19		pF
C <sub>COM(OFF)</sub>	COM OFF capacitance	V <sub>NO</sub> = V <sub>CC</sub> or GND, Switch OFF,	See Figure 18	25°C	5 V		17		pF
C <sub>NO(ON)</sub>	NO ON capacitance	V <sub>NO</sub> = V <sub>CC</sub> or GND, Switch ON,	See Figure 18	25°C	5 V		33		pF
C <sub>COM(ON)</sub>	COM ON capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND, Switch ON,	See Figure 18	25°C	5 V		33		pF
Cı	Digital input capacitance	$V_I = V_{CC}$ or GND,	See Figure 18	25°C	5 V		2.5		pF
PSRR	Power supply rejection ratio	$ f = 10 \text{ kHz}, \\ V_{COM} = 1 \text{ Vrms}, \\ R_L = 50 \ \Omega, $	C <sub>L</sub> = 15 pF, See Figure 25	25°C	5 V		-84		dB
BW	Bandwidth	$R_L = 50 \Omega$ , Switch ON,	See Figure 20	25°C	5 V		260		MHz
O <sub>ISO</sub>	OFF isolation	$R_L = 50 \Omega$ , $f = 1 MHz$ ,	Switch OFF, See Figure 21	25°C	5 V		-62		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , f = 1 MHz,	Switch ON, See Figure 22	25°C	5 V		-98		dB
THD+N	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 15 pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	5 V	0.	002%		
SUPPLY								<u> </u>	
1	Positive supply	V <sub>I</sub> = 1.95 V or GND	Switch ON or	25°C	5.5 V		7.6	9	
I <sub>CC</sub>	current	v  = 1.93 v 01 GND	OFF	Full	3.5 V			10	μA

Submit Documentation Feedback

Copyright © 2009–2016, Texas Instruments Incorporated



## 6.6 Electrical Characteristics for 3.3-V Supply

PAR	AMETER	TEST CON	IDITIONS	TA	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
ANALOG SWIT	ГСН	ı		•					
r <sub>on</sub>	ON-state resistance	$V_{NO} = 2 V,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 15	25°C Full	3 V		1.1	1.5	Ω
$\Delta r_{on}$	ON-state resistance match between channels	V <sub>NO</sub> = 2 V, 0.8 V I <sub>COM</sub> = -100 mA,	Switch ON, See Figure 15	25°C Full	3 V		0.045	0.1	Ω
r <sub>on(flat)</sub>	ON-state resistance flatness	V <sub>NO</sub> = 2 V, 0.8 V, I <sub>COM</sub> = -100 mA,	Switch ON, See Figure 15	25°C Full	3 V		0.15	0.25	Ω
I <sub>NO(OFF)</sub>	NO OFF leakage current	$ \begin{vmatrix} V_{NO} = 1 \ V, \\ V_{COM} = 3 \ V, \ 1 \ V, \\ or \\ V_{NO} = 3 \ V, \\ V_{COM} = 1 \ V, \\ \end{vmatrix} $	Switch OFF, See Figure 16	25°C	3.6 V	-5 -160	0.9	160	nA
I <sub>NO(PWROFF)</sub>		$V_{NO} = 0 \text{ to } 3.6 \text{ V},$ $V_{COM} = 3.6 \text{ V to } 0,$		Full	0 V	-5 -10	0.03	5 10	μΑ
I <sub>COM(OFF)</sub>	COM OFF leakage current	$ \begin{aligned} &V_{NO} = 3 \ V, \\ &V_{COM} = 1 \ V, \\ ∨ \\ &V_{NO} = 1 \ V, \\ &V_{COM} = 3 \ V, \end{aligned} $	Switch OFF, See Figure 16	25°C Full	3.6 V	-5 -160	0.9	160	nA
I <sub>COM(PWROFF)</sub>	iodilago odirom	$V_{NO} = 0 \text{ to } 3.6 \text{ V},$ $V_{COM} = 3.6 \text{ V to } 0,$		25°C Full	0 V	-5 -10	0.03	5 10	μА
I <sub>NO(ON)</sub>	NO ON leakage current	$ \begin{aligned} &V_{NO} = 1 \text{ V}, \\ &V_{COM} = \text{Open}, \\ &\text{or} \\ &V_{NO} = 3 \text{ V}, \\ &V_{COM} = \text{Open}, \end{aligned} $	Switch ON, See Figure 17	25°C Full	3.6 V	-2 -20	1	20	nA
I <sub>COM(ON)</sub>	COM ON leakage current	$\begin{aligned} &V_{COM} = 1 \text{ V}, \\ &V_{NO} = \text{Open,} \\ &\text{or} \\ &V_{COM} = 3 \text{ V}, \\ &V_{NO} = \text{Open,} \end{aligned}$	See Figure 17	25°C Full	3.6 V	-2 -20	1	20	nA
DIGITAL CONT	TROL INPUTS (IN1,	IN2) <sup>(2)</sup>							
V <sub>IH</sub>	Input logic high			Full	3.6 V	1.05		5.5	V
V <sub>IL</sub>	Input logic low			Full	3.6 V	0		0.6	V
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage current	V <sub>I</sub> = 1.95 V or GND		Full	3.6 V	-0.6		0.6	μΑ
r <sub>IN</sub> DYNAMIC	Input resistance	V <sub>I</sub> = 1.95 V		Full	3.6 V		6		ΜΩ
		V V	0 25 - 5	25°C	3.3 V	66	83	133	
t <sub>ON</sub>	Turnon time	$V_{COM} = V_{CC},$ $R_L = 50 \Omega,$	C <sub>L</sub> = 35 pF, See Figure 19	Full	3 V to 3.6 V	43		178	ns
		$V_{COM} = V_{CC}$	C <sub>L</sub> = 35 pF,	25°C	3.3 V	138	247	306	
t <sub>OFF</sub>	Turnoff time	$R_L = 50 \Omega,$	See Figure 19	Full	3 V to 3.6 V	204		329	ns
Q <sub>C</sub>	Charge injection	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C <sub>L</sub> = 1 nF, See Figure 23	25°C	3.3 V		1.3		pC
$C_{NO(OFF)}$	NO OFF capacitance	V <sub>NO</sub> = V <sub>CC</sub> or GND, Switch OFF,	See Figure 18	25°C	3.3 V		19		pF

 <sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
 (2) All unused digital inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs, (SCBA004).



## **Electrical Characteristics for 3.3-V Supply (continued)**

 $V_{CC}$  = 3 V to 3.6 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CON	DITIONS	T <sub>A</sub>	V <sub>CC</sub>	MIN TYP	MAX	UNIT
C <sub>COM(OFF)</sub>	COM OFF capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND, Switch OFF,	See Figure 18	25°C	3.3 V	17		pF
C <sub>NO(ON)</sub>	NO ON capacitance	$V_{NO} = V_{CC}$ or GND, Switch ON,	See Figure 18	25°C	3.3 V	30		pF
C <sub>COM(ON)</sub>	COM ON capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND, Switch ON,	See Figure 18	25°C	3.3 V	30		pF
Cı	Digital input capacitance	$V_I = V_{CC}$ or GND,	See Figure 18	25°C	3.3 V	2.5		pF
PSRR	Power supply rejection ratio	$ f = 10 \text{ kHz}, \\ V_{COM} = 1 \text{ Vrms}, \\ R_L = 50 \ \Omega, $	C <sub>L</sub> = 15 pF, See Figure 25	25°C	3.3 V	-84		dB
BW	Bandwidth	$R_L = 50 \Omega$ , Switch ON,	See Figure 20	25°C	3.3 V	260		MHz
O <sub>ISO</sub>	OFF isolation	$R_L = 50 \Omega$ , f = 1 MHz,	Switch OFF, See Figure 21	25°C	3.3 V	-62		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , f = 1 MHz,	Switch ON, See Figure 22	25°C	3.3 V	-99		dB
THD+N	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 15 pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	3.3 V	0.004%		
SUPPLY			-					
I <sub>CC</sub>	Positive supply current	V <sub>I</sub> = 1.95 V or GND	Switch ON or OFF	25°C Full	3.6 V	6.8	9	μΑ



#### 6.7 Electrical Characteristics for 2.5-V Supply

PA	RAMETER	TEST COND	ITIONS	TA	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
ANALOG SW	ITCH								
		V <sub>NO</sub> = 1.8 V,	Switch ON,	25°C			1.2	2.1	
r <sub>on</sub>	ON-state resistance	$I_{COM} = -8 \text{ mA},$	See Figure 15	Full	2.3 V			2.7	Ω
	ON-state resistance	V <sub>NO</sub> = 1.8 V, 0.8 V,	Switch ON,	25°C			0.045	0.15	
$\Delta r_{on}$	match between channels	$I_{COM} = -8 \text{ mA},$	See Figure 15	Full	2.3 V			0.15	Ω
r <sub>on(flat)</sub>	ON-state resistance	$V_{NO} = 1.8 \text{ V}, 0.8 \text{ V},$	Switch ON,	25°C	2.3 V		0.4	0.6	Ω
	flatness	$I_{COM} = -8 \text{ mA},$	See Figure 15	Full				0.6	
I <sub>NO(OFF)</sub>		$V_{NO} = 0.5 \text{ V},$ $V_{COM} = 2.3 \text{ V},$ or		25°C	2.7 V	-8	0.7	8	nA
	NO OFF leakage current	$V_{NO} = 2.3 \text{ V},$ $V_{COM} = 0.5 \text{ V},$	Switch OFF, See Figure 16			-136		136	
I <sub>NO(PWROFF)</sub>		$V_{NO} = 0 \text{ to } 2.7 \text{ V},$ $V_{COM} = 2.7 \text{ V to } 0,$		Full	0 V	-5 -10	0.02	5 10	μΑ
		V <sub>NO</sub> = 2.3 V,		25°C		-8	0.7	8	
I <sub>COM(OFF)</sub>	COM OFF leakage current	$V_{COM} = 0.5 \text{ V},$ or $V_{NO} = 0.5 \text{ V},$ $V_{COM} = 2.3 \text{ V},$	Switch OFF, See Figure 16	Full	2.7 V	-136		136	nA
	-	$V_{NO} = 0 \text{ to } 2.7 \text{ V},$		25°C	0.1/	-5	0.02	5	
I <sub>COM(PWROFF)</sub>		$V_{COM} = 2.7 \text{ V to 0},$		Full	0 V	-10		10	μΑ
	1	$V_{NO} = 0.5 V,$		25°C		-2	0.3	2	
I <sub>NO(ON)</sub>	NO ON leakage current	$V_{COM}$ = Open, or $V_{NO}$ = 2.3 V, $V_{COM}$ = Open,	Switch ON, See Figure 17	Full	2.7 V	-15		15	nA
		$V_{COM} = 0.5 V,$		25°C		-2	0.3	2	
I <sub>COM(ON)</sub>	COM ON leakage current	$V_{NO}$ = Open, or $V_{COM}$ = 2.3 V, $V_{NO}$ = Open,	Switch ON, See Figure 17	Full	2.7 V	-15		15	nA
DIGITAL CON	ITROL INPUTS (IN1, I	_	1						
V <sub>IH</sub>	Input logic high			Full	2.7 V	1.05		5.5	V
V <sub>IL</sub>	Input logic low			Full	2.7 V	0		0.6	V
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage current	V <sub>I</sub> = 1.95 V or GND		Full	2.7 V	-0.6		0.6	μΑ
r <sub>IN</sub>	Input resistance	V <sub>I</sub> = 1.95 V		Full	2.7 V		6		ΜΩ
DYNAMIC									
				25°C	2.5 V	101	137	222	
t <sub>ON</sub>	Turnon time	$V_{COM} = V_{CC},$ $R_L = 50 \Omega,$	C <sub>L</sub> = 35 pF, See Figure 19	Full	2.3 V to 2.7 V	68		288	ns
				25°C	2.5 V	148	264	333	
t <sub>OFF</sub>	Turnoff time	$\begin{aligned} &V_{COM} = V_{CC}, \\ &R_L = 50 \ \Omega, \end{aligned}$	C <sub>L</sub> = 35 pF, See Figure 19	Full	2.3 V to 2.7 V	197		367	ns
Q <sub>C</sub>	Charge injection	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C <sub>L</sub> = 1 nF, See Figure 23	25°C	2.5 V		1.3		рС
C <sub>NO(OFF)</sub>	NO OFF capacitance	V <sub>NO</sub> = V <sub>CC</sub> or GND, Switch OFF,	See Figure 18	25°C	2.5 V		19		pF

 <sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
 (2) All unused digital inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs, (SCBA004).



## **Electrical Characteristics for 2.5-V Supply (continued)**

 $V_{CC}$  = 2.3 V to 2.7 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONI	DITIONS	TA	V <sub>CC</sub>	MIN TYP	MAX	UNIT
C <sub>COM(OFF)</sub>	COM OFF capacitance	V <sub>NO</sub> = V <sub>CC</sub> or GND, Switch OFF,	See Figure 18	25°C	2.5 V	17		pF
C <sub>NO(ON)</sub>	NO ON capacitance	V <sub>NO</sub> = V <sub>CC</sub> or GND, Switch ON,	See Figure 18	25°C	2.5 V	27.5		pF
C <sub>COM(ON)</sub>	COM ON capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND, Switch ON,	See Figure 18	25°C	2.5 V	27.5		pF
C <sub>I</sub>	Digital input capacitance	$V_I = V_{CC}$ or GND,	See Figure 18	25°C	2.5 V	2.5		pF
PSRR Power supply rejection ratio		$ f = 10 \text{ kHz}, \\ V_{COM} = 1 \text{ Vrms}, \\ R_L = 50  \Omega, $	C <sub>L</sub> = 15 pF, See Figure 25	25°C	2.5 V	-84		dB
BW	Bandwidth	$R_L = 50 \Omega$ , Switch ON,	See Figure 20	25°C	2.5 V	260		MHz
O <sub>ISO</sub>	OFF isolation	$R_L = 50 \Omega$ , $f = 1 MHz$ ,	Switch OFF, See Figure 21	25°C	2.5 V	-61		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , f = 1 MHz,	Switch ON, See Figure 22	25°C	2.5 V	-99		dB
THD+N	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 15 pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	2.5 V	0.011%		
SUPPLY					<u> </u>		<u> </u>	
loo	Positive supply	V <sub>I</sub> = 1.95 V or GND	Switch ON or	25°C	2.7 V	6.6	9	μA
I <sub>CC</sub>	current	V  = 1.55 V OI GIND	OFF	Full	Z.1 V		10	μΛ

Submit Documentation Feedback

Copyright © 2009–2016, Texas Instruments Incorporated



## 6.8 Electrical Characteristics for 1.8-V Supply

 $V_{cc} = 1.65 \text{ V}$  to 1.95 V.  $T_A = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted)<sup>(1)</sup>

PAR	AMETER	TEST CO	NDITIONS	T <sub>A</sub>	V <sub>cc</sub>	MIN	TYP	MAX	UNIT				
ANALOG SWI	тсн	•											
_	ON-state	V <sub>NO</sub> = 0.6 V, 1.5 V,	Switch ON,	25°C	4.05.1/		1.6	4	0				
r <sub>on</sub>	resistance	$I_{COM} = -2 \text{ mA},$	See Figure 15	Full	1.65 V			5	Ω				
	ON-state			25°C			0.045	0.2					
$\Delta r_{\sf on}$	resistance match between channels	$V_{NO} = 1.5 \text{ V},$ $I_{COM} = -2 \text{ mA},$	Switch ON, See Figure 15	Full	1.65 V			0.2	Ω				
	ON-state	V <sub>NO</sub> = 0.6 V, 1.5 V,	Switch ON, See Figure 15	25°C	4.05.1/		1.7	2.8	0				
r <sub>on(flat)</sub>	resistance flatness	$I_{COM} = -2 \text{ mA},$		Full	1.65 V			3	Ω				
		$V_{NO} = 0.3 V$ ,				-10	0.5	10					
I <sub>NO(OFF)</sub>	NO OFF leakage current	$V_{COM} = 1.65 \text{ V},$ or $V_{NO} = 1.65 \text{ V},$ $V_{COM} = 0.3 \text{ V},$	Switch OFF, See Figure 16	25°C	1.95 V	-30		30	nA				
l		$V_{NO} = 0 \text{ to } 1.95 \text{ V},$		Full	0 V	<b>-</b> 5	0.02	5	μΑ				
I <sub>NO(PWROFF)</sub>		$V_{COM} = 1.95 \text{ V to } 0,$		i un	0 0	-10		10	μΛ				
		$V_{NO} = 1.65 \text{ V},$		25°C		-10	0.5	10					
I <sub>COM(OFF)</sub>	COM OFF leakage current		or $V_{NO} = 0.3 V$ ,	M OFF $V_{NO} = 0.3 \text{ V},$		F $V_{NO} = 0.3 \text{ V},$ Switch OFF	Switch OFF, See Figure 16	Full	1.95 V	-30		30	nA
		_	$V_{NO} = 0 \text{ to } 1.95 \text{ V},$	_	25°C	- 11	-5	0.02	5				
ICOM(PWROFF)		$V_{COM} = 1.95 \text{ V to } 0,$		Full	0 V	-10		10	μΑ				
		$V_{NO} = 0.3 V$ ,		25°C		-2	0.2	2					
I <sub>NO(ON)</sub>	NO ON leakage current	٥r	Switch ON, See Figure 17	Full	1.95 V	-15		15	nA				
		$V_{COM} = 0.3 \text{ V},$		25°C		-2	0.2	2					
I <sub>COM(ON)</sub>	COM ON leakage current	$V_{NO}$ = Open, or $V_{COM}$ = 1.65 V, $V_{NO}$ = Open,	Switch ON, See Figure 17	Full	1.95 V	-15		15	nA				
DIGITAL CON	TROL INPUTS (IN1,	IN2) <sup>(2)</sup>											
V <sub>IH</sub>	Input logic high			Full	1.95 V	1.05		5.5	V				
$V_{IL}$	Input logic low			Full	1.95 V	0		0.6	V				
$I_{\rm IH},I_{\rm IL}$	Input leakage current	V <sub>I</sub> = 1.95 V or GND		Full	1.95 V	-0.6		0.6	μΑ				
r <sub>IN</sub>	Input resistance	V <sub>I</sub> = 1.95 V		Full	1.95 V		6		MΩ				
DYNAMIC				25°C	1.8 V	198	297	448					
	<b>-</b> 2	$V_{COM} = V_{CC}$	$C_1 = 35 \text{ pF},$	20 0	1.65 V	190	291	440					
t <sub>ON</sub>	Turnon time	$R_L = 50 \Omega$	See Figure 19	Full	to 1.95	136		620	ns				
				25°C	1.8 V	225	308	430					
t <sub>OFF</sub>	Turnoff time	$V_{COM} = V_{CC},$ $R_L = 50 \Omega,$	C <sub>L</sub> = 35 pF, See Figure 19	Full	1.65 V to 1.95 V	204		514	ns				
Q <sub>C</sub>	Charge injection	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C <sub>L</sub> = 1 nF, See Figure 23	25°C	1.8 V		1.4		рС				
C <sub>NO(OFF)</sub>	NO OFF capacitance	V <sub>NO</sub> = V <sub>CC</sub> or GND, Switch OFF,	See Figure 18	25°C	1.8 V		19		pF				

 <sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
 (2) All unused digital inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs, (SCBA004).




## **Electrical Characteristics for 1.8-V Supply (continued)**

 $V_{CC}$  = 1.65 V to 1.95 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CO	NDITIONS	TA	V <sub>cc</sub>	MIN TYP	MAX	UNIT
$C_{COM(OFF)}$	COM OFF capacitance	$V_{NO} = V_{CC}$ or GND, Switch OFF,	See Figure 18	25°C	1.8 V	17		pF
C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	NO ON capacitance	$V_{NO} = V_{CC}$ or GND, Switch ON,	See Figure 18	25°C	1.8 V	27.5		pF
C <sub>COM(ON)</sub>	COM ON capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND, Switch ON,	See Figure 18	25°C	1.8 V	27.5		pF
C <sub>I</sub>	Digital input capacitance	$V_I = V_{CC}$ or GND,	See Figure 18	25°C	1.8 V	2.5		pF
PSRR	Power supply rejection ratio	$ f = 10 \text{ kHz}, \\ V_{COM} = 1 \text{ Vrms}, \\ R_L = 50 \ \Omega, $	C <sub>L</sub> = 15 pF, See Figure 25	25°C	1.8 V	-78		dB
BW	Bandwidth	$R_L = 50 \Omega$ , Switch ON,	See Figure 20	25°C	1.8 V	260		MHz
O <sub>ISO</sub>	OFF isolation	$R_L = 50 \Omega$ , $f = 1 MHz$ ,	Switch OFF, See Figure 21	25°C	1.8 V	-59		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , f = 1 MHz,	Switch ON, See Figure 22	25°C	1.8 V	-101		dB
THD+N	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 15 pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	1.8 V	0.001%		
SUPPLY								
	Positive supply	V = 1.05 V or CND	Switch ON or OFF	25°C	1.05.\/	3.6	9	
lcc current		V <sub>I</sub> = 1.95 V or GND Switch ON or OFF		Full	1.95 V	10		μA




## 6.9 Typical Characteristics






#### **Typical Characteristics (continued)**





## **Typical Characteristics (continued)**






Figure 14. Power Supply Rejection Ratio (PSRR)

#### 7 Parameter Measurement Information




Figure 15. ON-State Resistance (ron)




Figure 16. OFF-State Leakage Current ( $I_{COM(OFF)}$ ,  $I_{NO(OFF)}$ ,  $I_{COM(PWROFF)}$ ,  $I_{NOC(PWR(FF))}$ )




Figure 17. ON-State Leakage Current (I<sub>COM(ON)</sub>, I<sub>NO(ON)</sub>)



#### **Parameter Measurement Information (continued)**





Figure 18. Capacitance (C<sub>I</sub>,  $C_{COM(OFF)}$ ,  $C_{COM(ON)}$ ,  $C_{NO(OFF)}$ ,  $C_{NO(ON)}$ )



- A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 5$  ns,  $t_f \leq 5$  ns.
- B. C<sub>L</sub> includes probe and jig capacitance.

Figure 19. Turnon  $(t_{ON})$  and Turnoff Time  $(t_{OFF})$ 





Figure 20. Bandwidth (BW)



## **Parameter Measurement Information (continued)**



Channel OFF: NO to COM  $V_I = V_{IO}$  or GND

Network Analyzer Setup

Source Power = 0 dBm (632-mV P-P at 50-Ω load) DC Bias = 350 mV

Figure 21. OFF Isolation (O<sub>ISO</sub>)





Figure 22. Crosstalk (X<sub>TALK</sub>)




- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 5$  ns.  $t_f \leq 5$  ns.

Figure 23. Charge Injection (Q<sub>C</sub>)



#### **Parameter Measurement Information (continued)**



A. C<sub>L</sub> includes probe and jig capacitance.

Figure 24. Total Harmonic Distortion (THD+N)




Figure 25. Power Supply Rejection Ratio (PSRR)

Copyright © 2009–2016, Texas Instruments Incorporated



# Parameter Measurement Information (continued) Table 1. Parameter Description

SYMBOL	DESCRIPTION
V <sub>COM</sub>	Voltage at COM
V <sub>NO</sub>	Voltage at NO
r <sub>on</sub>	Resistance between COM and NO ports when the channel is ON
r <sub>on(flat)</sub>	Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
I <sub>NO(OFF)</sub>	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state
I <sub>NO(ON)</sub>	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
I <sub>COM(OFF)</sub>	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the OFF state
I <sub>COM(ON)</sub>	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the ON state and the output (NO) open
$V_{IH}$	Minimum input voltage for logic high for the control input (IN)
$V_{IL}$	Maximum input voltage for logic low for the control input (IN)
$V_{I}$	Voltage at the control input (IN)
$I_{\rm IH},~I_{\rm IL}$	Leakage current measured at the control input (IN)
t <sub>ON</sub>	Turnon time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning ON.
t <sub>OFF</sub>	Turnoff time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning OFF.
Q <sub>C</sub>	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NO or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$ , $C_L$ is the load capacitance and $\Delta V_{COM}$ is the change in analog output voltage.
C <sub>NO(OFF)</sub>	Capacitance at the NO port when the corresponding channel (NO to COM) is OFF
C <sub>NO(ON)</sub>	Capacitance at the NO port when the corresponding channel (NO to COM) is ON
C <sub>COM(OFF)</sub>	Capacitance at the COM port when the corresponding channel (COM to NO) is OFF
C <sub>COM(ON)</sub>	Capacitance at the COM port when the corresponding channel (COM to NO) is ON
C <sub>I</sub>	Capacitance of control input (IN)
O <sub>ISO</sub>	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NO to COM) in the OFF state.
X <sub>TALK</sub>	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an OFF channel (NO1 to NO2). This is measured in a specific frequency and in dB.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
THD+N	Total harmonic distortion describes the signal distortion caused by the analog switch. This is defined as the ratio of root mean square (RMS) value of the second, third, and higher harmonic to the absolute magnitude of the fundamental harmonic.
I <sub>CC</sub>	Static power-supply current with the control (IN) pin at V <sub>CC</sub> or GND
$\Delta I_{CC}$	This is the increase in $I_{CC}$ for each control (IN) input that is at the specified voltage, rather than at $V_{CC}$ or GND.




#### 8 Detailed Description

#### 8.1 Overview

The TS5A21366 is a bidirectional, 2-channel, single-pole single-throw (SPST) analog switch that is designed to operate from 1.65-V to 5.5-V supply voltages. This device has 1.8-V compatible input control logic thresholds that are independent of the supply voltage.

#### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

#### 8.3 Feature Description

#### 8.3.1 1.8-V Compatible Control Input Threshold Independent of V<sub>CC</sub>

TS5A21366 integrates special control inputs with low threshold allowing the device to be controlled by 1.8-V signals. The thresholds are fixed and independent of the supply value ( $V_{CC}$ ). The low threshold ( $V_{IH}$ ,  $V_{IL}$ ) of the control inputs (IN1, IN2) is achieved by use of an internal bias circuit. To avoid an increased quiescent current ( $I_{CC}$ ) condition, proper power sequencing must be followed to ensure that the bias circuitry is powered up prior to applying voltage on the I/Os. The proper sequence is for the  $V_{CC}$  pin to be brought up to  $V_{CC}$  before the control inputs (IN1, IN2) are allowed to go to a high level.

#### 8.3.2 Isolation in Power-Down Mode, $V_{CC} = 0$

The TS5A21366 signal paths are high impedance (Hi-Z) when  $V_{CC} = 0$ . This feature ensures the signal path is isolated when not in use to avoid interfering with other signals in the system.

#### 8.4 Device Functional Modes

The TS5A21366 device has two functional modes. In one mode, the NO pin is connected to COM pin and a signal passes through the switch. The other mode the NO and COM pins placed in a high impedance state (Hi-Z) and a signal does not pass through the switch.

**Table 2. Function Table** 

IN	NO TO COM, COM TO NO
L	OFF
Н	ON



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

2-channel SPST analog switches are used to provide bus isolation in the system by turning on and off a signal path. The TS5A21366 is selected for applications needing to isolate analog signals where signal integrity is most important because of the switches' low on-state resistance and low on-state leakage performance. An example of this type of application is an analog signal from a sensor into an ADC.

#### 9.2 Typical Application




Figure 26. Typical Application Schematic

#### 9.2.1 Design Requirements

- The TS5A23166 can be properly operated without any external components.
- Unused pins COM or NO may be left floating.
- Digital control pins IN must be pulled up to V<sub>CC</sub> or down to GND to avoid undesired switch positions that could result from the floating pin.

#### 9.2.2 Detailed Design Procedure


Ensure that all of the signals passing through the switch are within the specified ranges in the *Recommended Operating Conditions* to ensure proper performance.

To avoid an increased quiescent current ( $I_{CC}$ ) condition, proper power sequencing must be followed to ensure that the bias circuitry is powered up prior to applying voltage on the I/Os. The proper sequence is for the  $V_{CC}$  pin to be brought up to  $V_{CC}$  before the control inputs (IN1, IN2) are allowed to go to a high level.



## **Typical Application (continued)**

## 9.2.3 Application Curve



 $V_{CC} = 5 V$ 

Figure 27.  $r_{ON}$  vs  $V_{COM}$ 

Copyright © 2009–2016, Texas Instruments Incorporated Product Folder Links: *TS5A21366* 



## 10 Power Supply Recommendations

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device.

Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the VCC supply to other components. A  $0.1-\mu F$  capacitor, connected from VCC to GND, is adequate for most applications

To avoid an increased quiescent current ( $I_{CC}$ ) condition, proper power sequencing must be followed to ensure that the bias circuitry is powered up prior to applying voltage on the I/Os. The proper sequence is for the  $V_{CC}$  pin to be brought up to  $V_{CC}$  before the control inputs (IN1, IN2) are allowed to go to a high level.

#### 11 Layout

#### 11.1 Layout Guidelines

High-speed switches require proper layout and design procedures for optimum performance. Reduce stray inductance and capacitance by keeping traces short and wide. Ensure that bypass capacitors are as close to the device as possible. Use large ground planes where possible.

#### 11.2 Layout Example




Figure 28. TS5A21366 Layout Example



#### 12 Device and Documentation Support

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

### TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficultions are florifinal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A21366DCUR	VSSOP	DCU	8	3000	180.0	9.0	2.05	3.3	1.0	4.0	8.0	Q3
TS5A21366DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TS5A21366RSER	UQFN	RSE	8	3000	180.0	8.4	1.7	1.7	0.7	4.0	8.0	Q2

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Aug-2017



\*All dimensions are nominal

ı	7 4							
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	TS5A21366DCUR	VSSOP	DCU	8	3000	182.0	182.0	20.0
	TS5A21366DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
	TS5A21366RSER	UQFN	RSE	8	3000	202.0	201.0	28.0

# DCU (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-187 variation CA.



DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.