

LME49723 Dual High Fidelity Audio Operational Amplifier

Check for Samples: [LME49723](#)

FEATURES

- Easily Drives 600Ω Loads
- Optimized for Superior Audio Signal Fidelity
- Output Short Circuit Protection
- PSRR and CMRR Exceed 100dB (typ)
- SOIC Package

APPLICATIONS

- High Quality Audio Amplification
- High Fidelity Preamplifiers
- High Fidelity Multimedia
- Phono Pre Amps
- High Performance Professional Audio
- High Fidelity Equalization and Crossover Networks
- High Performance Line Drivers
- High Performance Line Receivers
- High Fidelity Active Filters

KEY SPECIFICATIONS

- Power Supply Voltage Range: ± 2.5 to ± 17 V
- THD+N ($A_V = 1$, $V_{OUT} = 3V_{RMS}$, $f_{IN} = 1$ kHz)
 - $R_L = 2k\Omega$: 0.0002 % (typ)
 - $R_L = 600\Omega$: 0.0002 % (typ)
- Input Noise Density: 3.6 nV/ \sqrt{Hz} (typ)
- Slew Rate: ± 8 V/ μs (typ)
- Gain Bandwidth Product: 17 MHz (typ)
- Open Loop Gain ($R_L = 600\Omega$): 105 dB (typ)
- Input Bias Current: 200 nA (typ)
- Input Offset Voltage: 0.3 mV (typ)

DESCRIPTION

The LME49723 is part of the ultra-low distortion, low noise, high slew rate operational amplifier series optimized and fully specified for high performance, high fidelity applications. Combining advanced leading-edge process technology with state-of-the-art circuit design, the LME49723 audio operational amplifiers deliver superior audio signal amplification for outstanding audio performance. The LME49723 combines extremely low voltage noise density (3.6nV/ \sqrt{Hz}) with vanishingly low THD+N (0.0002%) to easily satisfy the most demanding audio applications. To ensure that the most challenging loads are driven without compromise, the LME49723 has a high slew rate of $\pm 20V/\mu s$ and an output current capability of $\pm 26mA$. Further, dynamic range is maximized by an output stage that drives 2kΩ loads to within 1V of either power supply voltage and to within 1.4V when driving 600Ω loads.

The LME49723's outstanding CMRR (100dB), PSRR (100dB), and V_{OS} (0.3mV) give the amplifier excellent operational amplifier DC performance.

The LME49723 has a wide supply range of $\pm 2.5V$ to $\pm 17V$. Over this supply range the LME49723's input circuitry maintains excellent common-mode and power supply rejection, as well as maintaining its low input bias current. The LME49723 is unity gain stable.


The LME49723 is available in an 8-lead narrow body SOIC package. Demonstration boards are available for each package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.


TYPICAL APPLICATION



Note: 1% metal film resistors, 5% polypropylene capacitors

Figure 1. Passively Equalized RIAA Phono Preamplifier

CONNECTION DIAGRAM



**Figure 2. SOIC Package
See Package Number D0008A**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾⁽³⁾

| | |
|---|----------------------------------|
| Power Supply Voltage ($V_S = V^+ - V^-$) | 36V |
| Storage Temperature | -65°C to 150°C |
| Input Voltage | (V-) - 0.7V to (V+) + 0.7V |
| Output Short Circuit ⁽⁴⁾ | Continuous |
| Power Dissipation | Internally Limited |
| ESD Susceptibility ⁽⁵⁾ | 800V |
| ESD Susceptibility ⁽⁶⁾ | 180V |
| Junction Temperature | 150°C |
| Thermal Resistance θ_{JA} (SO) | 145°C/W |
| Temperature Range $T_{MIN} \leq T_A \leq T_{MAX}$ | -40°C $\leq T_A \leq$ 85°C |
| Supply Voltage Range | $\pm 2.5V \leq V_S \leq \pm 17V$ |

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.
- (2) Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (4) Amplifier output connected to GND, any number of amplifiers within a package.
- (5) Human body model, 100pF discharged through a 1.5k Ω resistor.
- (6) Machine Model ESD test is covered by specification EIAJ IC-121-1981. A 200pF cap is charged to the specified voltage and then discharged directly into the IC with no external series resistor (resistance of discharge path must be under 50 Ω).

ELECTRICAL CHARACTERISTICS FOR THE LME49723⁽¹⁾⁽²⁾

The specifications apply for $V_S = \pm 15V$, $R_L = 2k\Omega$, $f_{IN} = 1kHz$, $T_A = 25^\circ C$, unless otherwise specified.

| Symbol | Parameter | Conditions | LME49723 | | Units (Limits) |
|-------------------------------|--|--|------------------------|----------------------|--------------------------|
| | | | Typical ⁽³⁾ | Limit ⁽⁴⁾ | |
| THD+N | Total Harmonic Distortion + Noise | $A_V = 1$, $V_{OUT} = 3V_{RMS}$ | 0.0002 | 0.0004 | % (max) |
| | | $R_L = 2k\Omega$ $R_L = 600\Omega$ | 0.0002 | | |
| IMD | Intermodulation Distortion | $A_V = 1$, $V_{OUT} = 3V_{RMS}$ Two-tone, 60Hz & 7kHz 4:1 | 0.0005 | | % |
| GBWP | Gain Bandwidth Product | | 19 | 15 | MHz (min) |
| SR | Slew Rate | | ± 8 | ± 6 | V/ μs (min) |
| FPBW | Full Power Bandwidth | $V_{OUT} = 1V_{P-P}$, -3dB referenced to output magnitude at $f = 1kHz$ | 4 | | MHz |
| e_n | Equivalent Input Noise Voltage | $f_{BW} = 20Hz$ to 20kHz | 0.45 | 0.65 | μV_{RMS} (max) |
| | Equivalent Input Noise Density | $f = 1kHz$ $f = 10Hz$ | 3.2 8.5 | 5 | nV/ \sqrt{Hz} (max) |
| i_n | Current Noise Density | $f = 1kHz$ $f = 10Hz$ | 0.7 1.3 | | pA/ \sqrt{Hz} |
| V_{OS} | Offset Voltage | | ± 0.3 | 1 | mV (max) |
| $\Delta V_{OS}/\Delta T_{mp}$ | Average Input Offset Voltage Drift vs Temperature | -40°C $\leq T_A \leq$ 85°C | 0.2 | | $\mu V/^\circ C$ |
| PSRR | Average Input Offset Voltage Shift vs Power Supply Voltage | $\Delta V_S = 20V^{(5)}$ | 100 | 95 | dB (min) |
| ISO _{CH-CH} | Channel-to-Channel Isolation | $f_{IN} = 1kHz$ $f_{IN} = 20kHz$ | 118 112 | | dB |
| I_B | Input Bias Current | $V_{CM} = 0V$ | 200 | 300 | nA (max) |

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.
- (2) Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (3) Typical specifications are specified at +25°C and represent the most likely parametric norm.
- (4) Tested limits are specified to AOQL (Average Outgoing Quality Level).
- (5) PSRR is measured as follows: V_{OS} is measured at two supply voltages, $\pm 5V$ and $\pm 15V$. $PSRR = |20\log(\Delta V_{OS}/\Delta V_S)|$.

ELECTRICAL CHARACTERISTICS FOR THE LME49723⁽¹⁾⁽²⁾ (continued)

The specifications apply for $V_S = \pm 15V$, $R_L = 2k\Omega$, $f_{IN} = 1kHz$, $T_A = 25^\circ C$, unless otherwise specified.

| Symbol | Parameter | Conditions | LME49723 | | Units (Limits) |
|----------------------------------|---|--|------------------------|--------------------------|-------------------|
| | | | Typical ⁽³⁾ | Limit ⁽⁴⁾ | |
| $\Delta I_{OS}/\Delta T_{e\ mp}$ | Input Bias Current Drift vs Temperature | $-40^\circ C \leq T_A \leq 85^\circ C$ | 0.1 | | nA/°C |
| I_{OS} | Input Offset Current | $V_{CM} = 0V$ | 7 | 100 | nA (max) |
| V_{IN-CM} | Common-Mode Input Voltage Range | | ± 14 | (V+) – 2.0 (V-) + 2.0 | V (min) |
| CMRR | Common-Mode Rejection | $-10V < V_{cm} < 10V$ | 100 | 90 | dB (min) |
| Z_{IN} | Differential Input Impedance | | 30 | | k Ω |
| | Common Mode Input Impedance | $-10V < V_{cm} < 10V$ | 1000 | | M Ω |
| A_{VOL} | Open Loop Voltage Gain | $-10V < V_{out} < 10V$, $R_L = 600\Omega$ | 100 | 98 | dB (min) |
| | | $-10V < V_{out} < 10V$, $R_L = 2k\Omega$ | 105 | | |
| | | $-10V < V_{out} < 10V$, $R_L = 10k\Omega$ | 105 | | |
| V_{OUTMAX} | Maximum Output Voltage Swing | $R_L = 600\Omega$ | ± 13.5 | ± 12.5 | V (min) |
| | | $R_L = 2k\Omega$ | ± 14.0 | | |
| | | $R_L = 10k\Omega$ | ± 14.1 | | |
| I_{OUT} | Output Current | $R_L = 600\Omega$, $V_S = \pm 17V$ | ± 25 | ± 21 | mA (min) |
| I_{OUT-CC} | Instantaneous Short Circuit Current | | +53 –42 | | mA |
| R_{OUT} | Output Impedance | $f_{IN} = 10kHz$ Closed-Loop Open-Loop | 0.01 13 | | Ω |
| C_{LOAD} | Capacitive Load Drive Overshoot | 100pF | 16 | | % |
| I_S | Total Quiescent Current | $I_{OUT} = 0mA$ | 6.7 | 7.5 | mA (max) |

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 15.




Figure 16.




Figure 17.




Figure 18.




Figure 19.




Figure 20.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 21.




Figure 22.




Figure 23.




Figure 24.




Figure 25.




Figure 26.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 27.




Figure 28.




Figure 29.




Figure 30.




Figure 31.




Figure 32.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 33.




Figure 34.




Figure 35.




Figure 36.




Figure 37.




Figure 38.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 39.






Figure 40.




TIME (0.2 μ s / DIV)

Figure 41.



TIME (2 μ s / DIV)

Figure 42.



TIME (2 μ s / DIV)

Figure 43.




Figure 44.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Power Bandwidth




Figure 45.

Equivalent Input Noise vs Frequency




Figure 46.

APPLICATION INFORMATION

DISTORTION MEASUREMENTS

The vanishingly low residual distortion produced by LME49723 is below the capabilities of all commercially available equipment. This makes distortion measurements just slightly more difficult than simply connecting a distortion meter to the amplifier's inputs and outputs. The solution, however, is quite simple: an additional resistor. Adding this resistor extends the resolution of the distortion measurement equipment.

The LME49723's low residual distortion is an input referred internal error. As shown in Figure 47, adding the 10Ω resistor connected between the amplifier's inverting and non-inverting inputs changes the amplifier's noise gain. The result is that the error signal (distortion) is amplified by a factor of 101. Although the amplifier's closed-loop gain is unaltered, the feedback available to correct distortion errors is reduced by 101, which means that measurement resolution increases by 101. To ensure minimum effects on distortion measurements, keep the value of R1 low as shown in Figure 47.

This technique is verified by duplicating the measurements with high closed loop gain and/or making the measurements at high frequencies. Doing so produces distortion components that are within the measurement equipment's capabilities. This datasheet's THD+N and IMD values were generated using the above described circuit connected to an Audio Precision System Two Cascade.





Figure 47. THD+N and IMD Distortion Test Circuit

The LME49723 is a high speed op amp with excellent phase margin and stability. Capacitive loads up to 100pF will cause little change in the phase characteristics of the amplifiers and are therefore allowable.

Capacitive loads greater than 100pF must be isolated from the output. The most straightforward way to do this is to put a resistor in series with the output. This resistor will also prevent excess power dissipation if the output is accidentally shorted.



Complete shielding is required to prevent induced pick up from external sources. Always check with oscilloscope for power line noise.

**Figure 48. Noise Measurement Circuit Total Gain: 115 dB @f = 1 kHz
Input Referred Noise Voltage: $e_n = V_0/560,000$ (V)**




Figure 49. RIAA Preamp Voltage Gain, RIAA Deviation vs Frequency






Figure 50. Flat Amp Voltage Gain vs Frequency

TYPICAL APPLICATIONS




$V_O = V_1 - V_2$

Figure 51. Balanced to Single Ended Converter




$$V_O = V_1 + V_2 - V_3 - V_4$$

Figure 52. Adder/Subtractor



$$f_o = \frac{1}{2\pi RC}$$

Figure 53. Sine Wave Oscillator




if $C_1 = C_2 = C$

$$R_1 = \frac{\sqrt{2}}{2\omega_o C}$$

$$R_2 = 2 \cdot R_1$$

Illustration is $f_0 = 1 \text{ kHz}$

Figure 54. Second Order High Pass Filter (Butterworth)




if $R1 = R2 = R$

$$C1 = \frac{\sqrt{2}}{\omega_0 R}$$

$$C2 = \frac{C1}{2}$$

Illustration is $f_0 = 1 \text{ kHz}$

Figure 55. Second Order Low Pass Filter (Butterworth)



$$f_0 = \frac{1}{2\pi C1 R1}, Q = \frac{1}{2} \left(1 + \frac{R2}{R0} + \frac{R2}{RG} \right), A_{BP} = Q A_{LP} = Q A_{LH} = \frac{R2}{RG}$$

Illustration is $f_0 = 1 \text{ kHz}, Q = 10, A_{BP} = 1$

Figure 56. State Variable Filter




Figure 57. AC/DC Converter




Figure 58. 2 Channel Panning Circuit (Pan Pot)





Figure 59. Line Driver



$$f_L = \frac{1}{2\pi R_2 C_1}, f_{LB} = \frac{1}{2\pi R_1 C_1}$$

$$f_H = \frac{1}{2\pi R_5 C_2}, f_{HB} = \frac{1}{2\pi(R_1 + R_5 + 2R_3)C_2}$$

Illustration is:

$$f_L = 32 \text{ Hz}, f_{LB} = 320 \text{ Hz}$$

$$f_H = 11 \text{ kHz}, f_{HB} = 1.1 \text{ kHz}$$






Figure 60. Tone Control



$A_v = 35 \text{ dB}$
 $E_n = 0.33 \mu\text{V}$
 $S/N = 90 \text{ dB}$
 $f = 1 \text{ kHz}$
 A Weighted
 A Weighted, $V_{IN} = 10 \text{ mV}$
 @ $f = 1 \text{ kHz}$

Figure 61. RIAA Preamp



If $R_2 = R_5, R_3 = R_6, R_4 = R_7$

$$V_0 = \left(1 + \frac{2R_2}{R_1}\right) \frac{R_4}{R_3} (V_2 - V_1)$$
 Illustration is:

$$V_0 = 101(V_2 - V_1)$$

Figure 62. Balanced Input Mic Amp




Figure 63. Band Graphic Equalizer

| fo (Hz) | C ₁ | C ₂ | R ₁ | R ₂ |
|---------|----------------|----------------|----------------|----------------|
| 32 | 0.12μF | 4.7μF | 75kΩ | 500Ω |
| 64 | 0.056μF | 3.3μF | 68kΩ | 510Ω |
| 125 | 0.033μF | 1.5μF | 62kΩ | 510Ω |
| 250 | 0.015μF | 0.82μF | 68kΩ | 470Ω |
| 500 | 8200pF | 0.39μF | 62kΩ | 470Ω |
| 1k | 3900pF | 0.22μF | 68kΩ | 470Ω |
| 2k | 2000pF | 0.1μF | 68kΩ | 470Ω |
| 4k | 1100pF | 0.056μF | 62kΩ | 470Ω |
| 8k | 510pF | 0.022μF | 68kΩ | 510Ω |
| 16k | 330pF | 0.012μF | 51kΩ | 510Ω |

REVISION HISTORY

| Rev | Date | Description |
|------|----------|---|
| 1.0 | 01/07/08 | Initial release. |
| 1.01 | 02/11/08 | Text edits. |
| B | 04/04/13 | Changed layout of National Data Sheet to TI format. |

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| LME49723MA/NOPB | ACTIVE | SOIC | D | 8 | 95 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | -40 to 85 | L49723 MA | Samples |
| LME49723MAX/NOPB | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | -40 to 85 | L49723 MA | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| LME49723MAX/NOPB | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.5 | 5.4 | 2.0 | 8.0 | 12.0 | Q1 |


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LME49723MAX/NOPB | SOIC | D | 8 | 2500 | 367.0 | 367.0 | 35.0 |

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



4040047-3/M 06/11

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AA.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.