
SCLS544A - SEPTEMBER 2003 - REVISED APRIL 2008

- Qualified for Automotive Applications
- ESD Protection Exceeds 1500 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Operating Range of 2 V to 5.5 V

description/ordering information

The SN74AHC1G32 is a single 2-input positive-OR gate. The device performs the Boolean function Y = A + B or $Y = \overline{\overline{A} \cdot \overline{B}}$ in positive logic.

- Max t_{pd} of 6.5 ns at 5 V
- Low Power Consumption, 10-μA Max I_{CC}
- ±8-mA Output Drive at 5 V
- Latch-Up Performance Exceeds 250 mA Per JESD 17



ORDERING INFORMATION[†]

| TA | PACKAGE | ŧ | ORDERABLE PART NUMBER | TOP-SIDE MARKING§ |
|----------------|--------------------|--------------|--------------------------|----------------------|
| –40°C to 105°C | SOT (SOT-23) – DBV | Reel of 3000 | SN74AHC1G32TDBVRQ1 | A32_ |
| | SOT (SC-70) – DCK | Reel of 3000 | SN74AHC1G32TDCKRQ1 | AG_ |

⁺ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

[‡] Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

§ The actual top-side marking has one additional character that designates the wafer fab / assembly site.

FUNCTION TABLE

| INP | UTS | OUTPUT | | | | | |
|-----|-----|--------|--|--|--|--|--|
| Α | В | Y | | | | | |
| Н | Х | Н | | | | | |
| Х | Н | Н | | | | | |
| L | L | L | | | | | |

logic diagram (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2008, Texas Instruments Incorporated

SCLS544A - SEPTEMBER 2003 - REVISED APRIL 2008

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

| Supply voltage range, V_{CC} | 5 V to 7 V c + 0.5 V 20 mA . ±20 mA . ±25 mA . ±50 mA 206°C/W |
|---|---|
| Storage temperature range, T _{sta} | 252°C/W |
| e construction providente construction of the | |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

| | | | MIN | MAX | UNIT |
|-----------------------|------------------------------------|--|------|------|------|
| VCC | Supply voltage | | 2 | 5.5 | V |
| | | $V_{CC} = 2 V$ | 1.5 | | |
| VIH | High-level input voltage | $V_{CC} = 3 V$ | 2.1 | | V |
| | | $V_{CC} = 5.5 V$ | 3.85 | | |
| | | $V_{CC} = 2 V$ | | 0.5 | |
| VIL | Low-level input voltage | $V_{CC} = 3 V$ | | 0.9 | V |
| | | V _{CC} = 5.5 V | | 1.65 | |
| VI | Input voltage | | 0 | 5.5 | V |
| VO | Output voltage | | 0 | VCC | V |
| | | $V_{CC} = 2 V$ | | -50 | μA |
| IОН | High-level output current | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | -4 | mA |
| | | V_{CC} = 5 V ± 0.5 V | | -8 | |
| | | $V_{CC} = 2 V$ | | 50 | μA |
| IOL | Low-level output current | V_{CC} = 3.3 V ± 0.3 V | | 4 | |
| | | V_{CC} = 5 V ± 0.5 V | | 8 | mA |
| | $V_{CC} = 3.3 V \pm 0.3 V$ | | | 100 | |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | V_{CC} = 5 V ± 0.5 V | | 20 | ns/V |
| Т _А | Operating free-air temperature | | -40 | 105 | °C |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS544A - SEPTEMBER 2003 - REVISED APRIL 2008

| | | | T, | ₄ = 25°C | ; | | | | | |
|-----------|---|--------------|------|-----------------|------|------|------|------|--|--|
| PARAMETER | TEST CONDITIONS | Vcc | MIN | TYP | MAX | MIN | MAX | UNIT | | |
| | | 2 V | 1.9 | 2 | | 1.9 | | | | |
| VOH | I _{OH} = -50 μA | 3 V | 2.9 | 3 | | 2.9 | | | | |
| | | 4.5 V | 4.4 | 4.5 | | 4.4 | | V | | |
| | $I_{OH} = -4 \text{ mA}$ | 3 V | 2.58 | | | 2.48 | | | | |
| | $I_{OH} = -8 \text{ mA}$ | 4.5 V | 3.94 | | | 3.8 | | | | |
| | | 2 V | | | 0.1 | | 0.1 | | | |
| | I _{OL} = 50 μA | 3 V | | | 0.1 | | 0.1 | | | |
| VOL | | 4.5 V | | | 0.1 | | 0.1 | V | | |
| | I _{OL} = 4 mA | 3 V | | | 0.36 | | 0.44 | | | |
| | I _{OL} = 8 mA | 4.5 V | | | 0.36 | | 0.44 | | | |
| lj | $V_{I} = 5.5 V \text{ or GND}$ | 0 V to 5.5 V | | | ±0.1 | | ±1 | μA | | |
| ICC | $V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$ | 5.5 V | | | 1 | | 10 | μA | | |
| Ci | $V_I = V_{CC}$ or GND | 5 V | | 2 | 10 | | 10 | pF | | |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

| ſ | | FROM | то | LOAD | Тį | λ = 25°C | ; | | | |
|---|------------------|---------|----------|------------------------|-----|----------|------|-----|-----|------|
| | PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | UNIT |
| | ^t PLH | A | X | 0 50 5 | | 8 | 11.4 | 1 | 13 | |
| | ^t PHL | A or B | Y | C _L = 50 pF | | 8 | 11.4 | 1 | 13 | ns |

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


| DADAMETED | FROM | то | LOAD | Тį | ₄ = 25°C | ; | | | |
|------------------|---------|----------|-------------|-----|-----------------|-----|-----|--------|------|
| PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | UNIT |
| ^t PLH | 4 D | X | 0 50 5 | | 5.3 | 7.5 | 1 | 8.5 | |
| ^t PHL | A or B | Y | CL = 50 pF | | 5.3 | 7.5 | 1 | 8.5 ns | ns |

operating characteristics, V_{CC} = 5 V, T_A = 25°C

| | PARAMETER | TEST C | ONDITIONS | TYP | UNIT |
|-----------------|-------------------------------|----------|-----------|-----|------|
| C _{pd} | Power dissipation capacitance | No load, | f = 1 MHz | 14 | pF |



SCLS544A - SEPTEMBER 2003 - REVISED APRIL 2008



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_Q = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





11-Apr-2013

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | • | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Top-Side Markings | Samples |
|--------------------|--------|--------------|---------|------|---------|----------------------------|------------------|--------------------|--------------|-------------------|---------|
| | (1) | | Drawing | | Qty | (2) | | (3) | | (4) | |
| SN74AHC1G32TDBVRQ1 | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 105 | A32U | Samples |
| SN74AHC1G32TDCKRQ1 | ACTIVE | SC70 | DCK | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 105 | AGU | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHC1G32-Q1 :



www.ti.com

PACKAGE OPTION ADDENDUM

11-Apr-2013

• Catalog: SN74AHC1G32

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| SN74AHC1G32TDBVRQ1 | SOT-23 | DBV | 5 | 3000 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| SN74AHC1G32TDCKRQ1 | SC70 | DCK | 5 | 3000 | 179.0 | 8.4 | 2.2 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

3-Aug-2017



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74AHC1G32TDBVRQ1 | SOT-23 | DBV | 5 | 3000 | 203.0 | 203.0 | 35.0 |
| SN74AHC1G32TDCKRQ1 | SC70 | DCK | 5 | 3000 | 203.0 | 203.0 | 35.0 |

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AA.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.




DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.




DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated