



Order





TS5A2066

SCDS184F - JANUARY 2005 - REVISED AUGUST 2018

TS5A2066 Dual-Channel 10-Ω SPST Analog Switch

Features 1

Fexas

Instruments

- Low ON-State Resistance (10 Ω)
- Control Inputs Are 5-V Tolerant
- Low Charge Injection
- **Excellent ON-State Resistance Matching**
- Low Total Harmonic Distortion (THD)
- 1.65-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

Applications 2

- Sample-and-Hold Circuits •
- **Battery-Powered Equipment** •
- Audio and Video Signal Routing •
- **Communication Circuits** .
- **Cell Phones** •
- Low-Voltage Data-Acquisition Systems
- **PDAs** ٠


Description 3

The TS5A2066 device is a dual single-pole singlethrow (SPST) analog switch that is designed to operate from 1.65 V to 5.5 V. This device can handle both digital and analog signals, and signals up to V_{CC} can be transmitted in either direction.

Device	Inform	ation ⁽¹⁾
--------	--------	----------------------

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
	SSOP (DCT)	2.95 mm x 2.80 mm				
TS5A2066	VSSOP (DCU)	2.30 mm x 2.00 mm				
	DSBGA (YZP)	1.25 mm x 2.25 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Functional Block Diagram



Features 1

Applications 1 Description 1

Revision History..... 2 Pin Configuration and Functions 3

Specifications...... 4 6.1 Absolute Maximum Ratings 4 ESD Ratings 4

6.4 Thermal Information 4 6.5 Electrical Characteristics For 5-V Supply 5 6.6 Electrical Characteristics For 3.3-V Supply7 6.8 Electrical Characteristics For 1.8-V Supply...... 11 6.9 Typical Performance 13

Parameter Measurement Information 16

8.1 Overview 21

Recommended Operating Conditions 4

1

2

3 4

5 6

7

8

2

6.2

6.3

Table of Contents

	8.2	Functional Block Diagram	21
	8.3	Feature Description	21
	8.4	Device Functional Modes	21
9	App	lication and Implementation	22
	9.1	Application Information	22
	9.2	Typical Application	22
10	Pow	ver Supply Recommendations	23
11	Lay	out	24
	11.1	Layout Guidelines	24
	11.2	Layout Example	24
12	Dev	ice and Documentation Support	25
	12.1	Receiving Notification of Documentation Updates	25
	12.2	Community Resources	25
	12.3	Trademarks	25
	12.4	Electrostatic Discharge Caution	25
	12.5	Glossary	25
13		hanical, Packaging, and Orderable	
		mation	25

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Revision E (June 2017) to Revision F	Page
•	Changed the YZP Package From: Top View To: Bottom View	3

Changes from Revision D (April 2010) to Revision E

•	Added Device Information table, Pin Configuration and Functions section, ESD Ratings table, Recommended Operating Conditions table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Deleted the Summary of Characteristics table	3
•	Changed pin 8 From: V ₊ To: V _{CC} in the pinout images	3
•	Deleted the ON-state resistance Min values of 10 Ω and 12 Ω in the <i>Electrical Characteristics For 3.3-V Suppy</i> table	7
•	Deleted the ON-state resistance Min values of 20 Ω in the <i>Electrical Characteristics For 2.5-V Supply</i> table	9
•	Changed Test Conditions for Charge injection From: See Figure 23 To; See Figure 24 in the <i>Electrical</i> Characteristics For 2.5-V Supply table	10
•	Deleted the ON-state resistance Min values of 80 Ω and 90 Ω in the <i>Electrical Characteristics For 1.8-V Supply</i> table	11
•	Changed V ₊ to V _{CC} in the <i>Typical Performance</i> graphs	13
•	Changed V ₊ to V _{CC} in the Parameter Measurement Information images	16




www.ti.com

Page

Copyright © 2005–2018, Texas Instruments Incorporated



5 Pin Configuration and Functions



Pin Functions

NO.	NAME	DESCRIPTION
1	NO1	Normally open
2	COM1	Common
3	IN2	Digital control to connect COM to NO
4	GND	Digital ground
5	NO2	Normally open
6	COM2	Common
7	IN1	Digital control to connect COM to NO
8	V _{CC}	Power supply

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range ⁽³⁾		-0.5	6.5	V
V _{NO} V _{COM}	Analog voltage range ⁽³⁾⁽⁴⁾⁽⁵⁾		-0.5	V _{CC} + 0.5	V
Ι _Κ	Analog port diode current	V_{NO} , V_{COM} < 0 or V_{NO} , V_{COM} > V_{CC}	-50	50	mA
I _{NO} I _{COM}	On-state switch current	V_{NO} , $V_{COM} = 0$ to V_{CC}	-50	50	mA
V _{IN}	Digital input voltage range ⁽³⁾⁽⁴⁾		-0.5	6.5	V
I _{IK}	Digital input clamp current	V _{IN} < 0	-50		mA
I _{CC}	Continuous current through V _{CC}			100	mA
I _{GND}	Continuous current through GND		-100	100	mA
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

(3) All voltages are with respect to ground, unless otherwise specified.

(4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(5) This value is limited to 5.5 V maximum.

6.2 ESD Ratings

			VALUE	UNIT	
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000		
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. .

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Supply voltage range	1.65	5.5	V
$V_{NO} V_{COM}$	Analog voltage range	0	V _{CC}	V
V _{IN}	Digital input voltage range	0	5.5	V

6.4 Thermal Information

			TS5A2066				
	THERMAL METRIC ⁽¹⁾	DCT (SSOP)	DCU (VSSOP)	YZP (DSBGA)	UNIT		
		8 PINS	8 PINS	8 PINS			
R_{\thetaJA}	Junction-to-ambient thermal resistance	214.1	212.8	99.8	°C/W		
R _{0JC(top)}	Junction-to-case (top) thermal resistance	106.8	93.6	1.0	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	127.8	133.6	29.6	°C/W		
ΨJT	Junction-to-top characterization parameter	30.2	30.4	0.5	°C/W		
Ψјв	Junction-to-board characterization parameter	125.5	133.1	29.8	°C/W		

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics For 5-V Supply⁽¹⁾

 V_{CC} = 4.5 V to 5.5 V, T_{A} = –40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST	CONDITIONS	TA	V _{cc}	MIN	TYP	MAX	UNIT
Analog Switch		1							
Analog signal range	V_{COM}, V_{NO}					0		V _{CC}	V
ON-state resistance	r _{on}	$0 \le V_{NO} \le V_{CC},$ $I_{COM} = -32 \text{ mA},$	Switch ON, See Figure 16	25°C Full	4.5 V		7.5	10 15	Ω
ON-state				25°C			0.4	1	
resistance match between channels	Δr_{on}	V _{NO} = 3.15 V, I _{COM} = -32 mA,	Switch ON, SeeFigure 16	Full	4.5 V			3	Ω
ON-state		$0 \le V_{NO} \le V_{CC}$	Switch ON,	25°C			3.5	5	
resistance flatness	r _{on(flat)}	$I_{COM} = -32 \text{ mA},$	See Figure 16	Full	4.5 V			8	Ω
		$V_{NO} = 1 V$,		25°C		-30	-10	30	nA
NO OFF leakage current	I _{NO(OFF)}	$V_{COM} = 4.5 \text{ V},$ or $V_{NO} = 4.5 \text{ V},$ $V_{COM} = 1 \text{ V},$	Switch OFF, See Figure 17	Full	5.5 V	-40		40	
		$V_{COM} = 1 V,$		25°C		-50	-8	50	
COM OFF leakage current	I _{COM(OFF)}	$V_{NO} = 4.5 \text{ V},$ or $V_{COM} = 4.5 \text{ V},$ $V_{NO} = 1 \text{ V},$	Switch OFF, See Figure 17	Full	5.5 V	-50		50	nA
		$V_{NO} = 1 V,$		25°C		-40	-12	40	
NO ON leakage current	I _{NO(ON)}	$V_{COM} = Open,$ or $V_{NO} = 4.5 V,$ $V_{COM} = Open$	Switch ON, See Figure 18	Full	5.5 V	-4		40	nA
		$V_{COM} = 1 V,$		25°C		-70	-30	70	
COM ON leakage current	I _{COM(ON)}	$V_{NO} = Open,$ or $V_{COM} = 4.5 V,$ $V_{NO} = Open,$	Switch ON, See Figure 18	Full	5.5 V	-70		70	nA
Digital Control I	nput (IN)								
Input logic high	V _{IH}			Full		$V_{CC} \times 0.7$		5.5	V
Input logic low	V _{IL}			Full		0		$V_{CC} \times 0.3$	V
Input leakage current	I _{IH} , I _{IL}	V _{IN} = 5.5 V or 0		25°C Full	5.5 V	-0.1 -1	0.05	0.1	μA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

TEXAS INSTRUMENTS

www.ti.com

Electrical Characteristics For 5-V Supply⁽¹⁾ (continued)

PARAMETER	SYMBOL	TEST C	ONDITIONS	TA	V _{cc}	MIN	TYP	MAX	UNIT
Dynamic									
				25°C	5 V	4.4	5.2	5.8	
Turn-on time	t _{ON}	$\label{eq:COM} \begin{array}{l} V_{COM} = 3 \ V, \\ R_{L} = 300 \ \Omega, \end{array}$	C _L = 35 pF, See Figure 20	Full	4.5 V to 5.5 V	3.4		6.1	ns
				25°C	5 V	1.7	2.6	3.6	
Turn-off time	t _{OFF}	$\label{eq:COM} \begin{array}{l} V_{COM} = 3 \ V, \\ R_{L} = 300 \ \Omega, \end{array}$	C _L = 35 pF, See Figure 20	Full	4.5 V to 5.5 V	1.3		4.2	ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 0.1 nF, See Figure 24	25°C	5 V		1		рС
NO OFF capacitance	C _{NO(OFF)}	$V_{NO} = V_{CC}$ or GND,	Switch OFF, See Figure 19	25°C	5 V		5.5		pF
COM OFF capacitance	C _{COM(OFF)}	$V_{COM} = V_{CC}$ or GND,	Switch OFF, See Figure 19	25°C	5 V		5.5		pF
NO ON capacitance	C _{NO(ON)}	$V_{NO} = V_{CC}$ or GND,	Switch ON, See Figure 19	25°C	5 V		13.5		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{CC}$ or GND,	Switch ON, See Figure 19	25°C	5 V		13.5		pF
Digital input capacitance	C _{IN}	$V_{IN} = V_{CC}$ or GND,	See Figure 19	25°C	5 V		2.5		pF
Bandwidth	BW	$R_L = 50 \Omega$,	Switch ON, See Figure 21	25°C	5 V		300		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, See Figure 22	25°C	5 V		-68		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See Figure 23	25°C	5 V		-66		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 25	25°C	5 V		0.01%		
Supply					<u> </u>				
Positive supply				25°C	551		0.1	1	^
current	I _{CC}	$V_{IN} = V_{CC}$ or GND,	Switch ON or OFF	Full	5.5 V		5		μA



TS5A2066 SCDS184F – JANUARY 2005 – REVISED AUGUST 2018

www.ti.com

6.6 Electrical Characteristics For 3.3-V Supply⁽¹⁾

 $V_{CC} = 3 \text{ V}$ to 3.6 V, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST C	ONDITIONS	TA	V _{cc}	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V _{COM} , V _{NO}					0		V _{CC}	V
ON-state resistance	r _{on}	$\begin{array}{l} 0 \leq V_{\rm NO} \ \leq V_{\rm CC}, \\ I_{\rm COM} = -24 \ {\rm mA}, \end{array}$	Switch ON, See Figure 16	25°C Full	3 V		12	15 20	Ω
ON-state resistance match between channels	Δr_{on}	V _{NO} = 2.1 V, I _{COM} = -24 mA,	Switch ON, See Figure 16	25°C Full	3 V		0.5	1.5 3.5	Ω
ON-state resistance flatness	r _{on(flat)}	$0 \le V_{NO} \le V_{CC},$ $I_{COM} = -24 \text{ mA},$	Switch ON, See Figure 16	25°C Full	3 V		7	8	Ω
ilatiooo		V _{NO} = 1 V,		25°C		-30	-6	30	
NO OFF leakage current	I _{NO(OFF)}	$V_{COM} = 3 V,$ or $V_{NO} = 3 V,$ $V_{COM} = 1 V,$	Switch OFF, See Figure 17	Full	3.6 V	-40		40	nA
COM OFF leakage current		$V_{COM} = 1 V,$		25°C		-50	-7	50	nA
	I _{COM(OFF)}	$V_{NO} = 3 V,$ or $V_{COM} = 3 V,$ $V_{NO} = 1 V,$	Switch OFF, See Figure 17	Full	3.6 V	-50		50	
		V _{NO} = 1 V,		25°C		-40	-7	40	
NO ON leakage current	I _{NO(ON)}	$V_{COM} = Open,$ or $V_{NO} = 3 V,$ $V_{COM} = Open,$	Switch ON, See Figure 18	Full	3.6 V	-40		40	nA
		$V_{COM} = 1 V,$		25°C		-70	-20	70	
COM ON leakage current	I _{COM(ON)}	$V_{NO} = Open,$ or $V_{COM} = 3 V,$ $V_{NO} = Open,$	Switch ON, See Figure 18	Full	3.6 V	-70		70	nA
Digital Control In	nput (IN)							,	
Input logic high	V _{IH}			Full		$V_{CC} \times 0.7$		5.5	V
Input logic low	V _{IL}			Full		0		$V_{CC} \times 0.3$	V
Input leakage current	I _{IH} , I _{IL}	$V_{IN} = 5.5 V \text{ or } 0$		25°C Full	3.6 V	-0.1 -1	0.05	0.1 1	μA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

TEXAS INSTRUMENTS

www.ti.com

Electrical Characteristics For 3.3-V Supply⁽¹⁾ (continued)

V_{CC} = 3 V to 3.6 V, T_A = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	ONDITIONS	TA	V _{cc}	MIN	TYP	MAX	UNIT
Dynamic		1							
			0.05.55	25°C	3.3 V	4.9	5.6	6.4	
Turn-on time	t _{ON}	$V_{COM} = 2 \text{ V},$ R _L = 300 Ω,	C _L = 35 pF, See Figure 20	Full	3 V to 3.6 V	4.3		7.1	ns
		N 2.V	0 05 5	25°C	3.3 V	2	2.7	3.7	
Turn-off time	t _{OFF}	$V_{COM} = 2 \text{ V},$ R _L = 300 Ω,	C _L = 35 pF, See Figure 20	Full	3 V to 3.6 V	1.3		4.7	ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 0.1 nF, See Figure 24	25°C	3.3 V		0.5		рС
NO OFF capacitance	$C_{\text{NO(OFF)}}$	$V_{NO} = V_{CC}$ or GND,	Switch OFF, See Figure 19	25°C	3.3 V		5.5		pF
COM OFF capacitance	$C_{\text{COM}(\text{OFF})}$	$V_{COM} = V_{CC}$ or GND,	Switch OFF, See Figure 19	25°C	3.3 V		6		pF
NO ON capacitance	C _{NO(ON)}	$V_{NO} = V_{CC} \text{ or}$ GND,	Switch ON, See Figure 19	25°C	3.3 V		14		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{CC}$ or GND,	Switch ON, See Figure 19	25°C	3.3 V		14		pF
Digital input capacitance	Cl	$V_{IN} = V_{CC}$ or GND,	See Figure 19	25°C	3.3 V		3		pF
Bandwidth	BW	$R_L = 50 \Omega$,	Switch ON, See Figure 21	25°C	3.3 V		300		MHz
OFF isolation	O _{ISO}	$\begin{array}{l} R_{L} = 50 \ \Omega, \\ f = 10 \ MHz, \end{array}$	Switch OFF, See Figure 22	25°C	3.3 V		-68		dB
Crosstalk	X _{TALK}	$\begin{array}{l} R_{L} = 50 \ \Omega, \\ f = 10 \ MHz, \end{array}$	Switch ON, See Figure 23	25°C	3.3 V		-66		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 25	25°C	3.3 V		0.065%		
Supply									
Positive supply current	I _{CC}	$V_{IN} = V_{CC} \text{ or } GND,$	Switch ON or OFF	25°C Full	3.6 V		0.1	1	μA



6.7 Electrical Characteristics For 2.5-V Supply⁽¹⁾

 V_{CC} = 2.3 V to 2.7 V, T_A = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST	CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT	
Analog Switch										
Analog signal range	V _{COM} , V _{NO}					0		V _{CC}	V	
ON-state resistance	r _{on}	$\begin{array}{l} 0 \leq V_{\rm NO} \ \leq V_{\rm CC}, \\ I_{\rm COM} = -8 \ \text{mA}, \end{array}$	Switch ON, See Figure 16	25°C Full	2.3 V		22	30	Ω	
ON-state resistance match between channels	Δr_{on}	V _{NO} = 1.6 V, I _{COM} = -8 mA,	Switch ON, SeeFigure 16	25°C Full	2.3 V		0.5	1.5 5	Ω	
ON-state resistance flatness	r _{on(flat)}	$0 \le V_{NO} \le V_{CC},$ $I_{COM} = -8 \text{ mA},$	Switch ON, See Figure 16	25°C Full	2.3 V		16	18 25	Ω	
		V _{NO} = 0.5 V,		25°C		-30	-5.5	30		
NO OFF leakage current	I _{NO(OFF)}	$V_{COM} = 2.2 \text{ V}, \\ \text{or} \\ V_{NO} = 2.2 \text{ V}, \\ V_{COM} = 0.5 \text{ V}, \\ \end{cases}$	Switch OFF, See Figure 17	Full	2.7 V	-40		40	nA	
		$V_{COM} = 0.5 V,$		25°C		-50	-7.5	50		
COM OFF leakage current	I _{COM(OFF)}	$\label{eq:VNO} \begin{array}{l} V_{NO} = 2.2 \ V, \\ \text{or} \\ V_{COM} = 2.2 \ V, \\ V_{NO} = 0.5 \ V, \end{array}$	Switch OFF, See Figure 17	Full	2.7 V	-50		50	nA	
		V _{NO} = 0.5 V,		25°C		-40	-5	40		
NO ON leakage current	I _{NO(ON)}	$V_{COM} = Open,$ or $V_{NO} = 2.2 V,$ $V_{COM} = Open,$	Switch ON, See Figure 18	Full	2.7 V	-40		40	nA	
		$V_{COM} = 0.5 V,$		25°C		-70	-12	70		
COM ON leakage current	I _{COM(ON)}	$\label{eq:VNO} \begin{array}{l} V_{NO} = Open, \\ or \\ V_{COM} = 2.2 \ V, \\ V_{NO} = Open, \end{array}$	Switch ON, See Figure 18	Full	2.7 V	-70		70	nA	
Digital Control I	nput (IN)	1		1	1			<u>.</u>		
Input logic high	V _{IH}			Full		V _{CC} × 0.7		5.5	V	
Input logic low	VIL			Full		0		$V_{CC} \times 0.3$	V	
Input leakage current	I _{IH} , I _{IL}	$V_{IN} = 5.5 V \text{ or } 0$		25°C Full	2.7 V	-0.1 -1	0.05	0.1	μA	
	1	1		1						

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

STRUMENTS

ÈXAS

Electrical Characteristics For 2.5-V Supply⁽¹⁾ (continued)

$V_{00} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{\rm T_{\rm A}} = -40^{\circ}$ C to 85	°C (unless otherwise noted)
$v_{\rm CC} = 2.0 \ v \ 10 \ 2.1$	$V, I_{\Delta} = -400000000$	

PARAMETER	SYMBOL	TEST C	ONDITIONS	TA	V _{cc}	MIN	TYP	MAX	UNIT
Dynamic									
		$V_{COM} = 1.5 V_{,}$	C _L = 35 pF,	25°C	2.5 V	5.7	6.4	8.1	
Turn-on time	t _{ON}	$R_{L} = 300 \Omega,$	See Figure 20	Full	2.3 V to 2.7 V	4.4		8.5	ns
		V _{COM} = 1.5 V,	$C_1 = 35 pF_1$	25°C	2.5 V	2.1	3.1	4.3	
Turn-off time	t _{OFF}	$R_{\rm L} = 300 \ \Omega,$	See Figure 20	Full	2.3 V to 2.7 V	1.8		4.8	ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 0.1 nF, See Figure 24	25°C	2.5 V		0.5		рС
NO OFF capacitance	$C_{NO(OFF)}$	$V_{NO} = V_{CC}$ or GND,	Switch OFF, See Figure 19	25°C	2.5 V		6		pF
COM OFF capacitance	C _{COM(OFF)}	$V_{COM} = V_{CC}$ or GND,	Switch OFF, See Figure 19	25°C	2.5 V		6		pF
NO ON capacitance	C _{NO(ON)}	$V_{NO} = V_{CC}$ or GND,	Switch ON, See Figure 19	25°C	2.5 V		14		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{CC}$ or GND,	Switch ON, See Figure 19	25°C	2.5 V		14		pF
Digital input capacitance	C _{IN}	$V_{IN} = V_{CC}$ or GND,	See Figure 19	25°C	2.5 V		3		pF
Bandwidth	BW	$R_L = 50 \Omega$,	Switch ON, See Figure 21	25°C	2.5 V		300		MHz
OFF isolation	O _{ISO}	$\begin{array}{l} R_L = 50 \ \Omega, \\ f = 10 \ MHz, \end{array}$	Switch OFF, See Figure 22	25°C	2.5 V		-68		dB
Crosstalk	X _{TALK}	$\begin{array}{l} R_L = 50 \ \Omega, \\ f = 10 \ MHz, \end{array}$	Switch ON, See Figure 23	25°C	2.5 V		-66		dB
Total harmonic distortion	THD	$ \begin{aligned} R_{L} &= 600 \ \Omega, \\ C_{L} &= 50 \ pF, \end{aligned} $	f = 20 Hz to 20 kHz, See Figure 25	25°C	2.5 V		0.35%		
Supply									
Positive supply current	I _{CC}	$V_{IN} = V_{CC}$ or GND,	Switch ON or OFF	25°C Full	2.7 V		0.1	1 5	μA



TS5A2066 SCDS184F – JANUARY 2005 – REVISED AUGUST 2018

www.ti.com

6.8 Electrical Characteristics For 1.8-V Supply⁽¹⁾

 V_{CC} = 1.65 V to 1.95 V, T_A = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST C	ONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
Analog Switch		1							
Analog signal range	V _{COM} , V _{NO}					0		V _{CC}	V
ON-state resistance	r _{on}	$\begin{array}{l} 0 \leq V_{\rm NO} \ \leq V_{\rm CC}, \\ I_{\rm COM} = -4 \ {\rm mA}, \end{array}$	Switch ON, See Figure 16	25°C Full	1.65 V		85	120	Ω
ON-state				25°C			0.9	2	
resistance match between channels	Δr_{on}	V_{NO} = 1.15 V, I _{COM} = -4 mA,	Switch ON, See Figure 16	Full	1.65 V			6	Ω
ON-state		$0 \le V_{NO} \le V_{CC},$	Switch ON,	25°C			75	85	
resistance flatness	r _{on(flat)}	$I_{COM} = -4 \text{ mA},$	See Figure 16	Full	1.65 V			100	Ω
		V _{NO} = 0.3 V,		25°C		-30	-6	30	
NO OFF leakage current	I _{NO(OFF)}	$V_{COM} = 1.65 V,$ or $V_{NO} = 1.65 V,$ $V_{COM} = 0.3 V,$	Switch OFF, See Figure 17	Full	1.95 V	-40		40	nA
		V _{COM} = 0.3 V,		25°C		-50	-7	50	
COM OFF leakage current	$V_{NO} = 1.65 V$, Switch OFF,	Switch OFF, See Figure 17	Full	1.95 V	-50		50	nA	
		V _{NO} = 0.3 V,		25°C		-40	7	40	
NO ON leakage current	I _{NO(ON)}	$V_{COM} = Open,$ or $V_{NO} = 1.65 V,$ $V_{COM} = Open,$	Switch ON, See Figure 18	Full	1.95 V	-40		40	nA
		V _{COM} = 0.3 V,		25°C		-70	-8.5	70	
COM ON leakage current	I _{COM(ON)}	$V_{NO} = Open,$ or $V_{COM} = 1.65 V,$ $V_{NO} = Open,$	Switch ON, See Figure 18	Full	1.95 V	-70		70	nA
Digital Control I	nput (IN)								
Input logic high	V _{IH}			Full		V _{CC} × 0.65		5.5	V
Input logic low	V _{IL}			Full		0		V _{CC} × 0.35	V
Input leakage	I _{IH} , I _{IL}	V _{IN} = 5.5 V or 0		25°C	1.95 V	-0.1	0.05	0.1	μA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

NSTRUMENTS

EXAS


Electrical Characteristics For 1.8-V Supply⁽¹⁾ (continued)

|--|

	SYMBOL	TEST CO	NDITIONS	TA	V _{CC}	MIN	TYP	MAX	UNIT
Dynamic									
-				25°C	1.8 V	9.3	10.4	11.5	
Turn-on time	t _{ON}	$\label{eq:V_COM} \begin{array}{l} V_{\text{COM}} = 1.3 \ V, \\ R_{\text{L}} = 300 \ \Omega, \end{array}$	C _L = 35 pF, See Figure 20	Full	1.65 V to 1.95 V	6.8		12.9	ns
				25°C	1.8 V	3.3	4.3	5.2	
Turn-off time	t _{OFF}	$V_{COM} = 1.3 \text{ V},$ R _L = 300 Ω,	C _L = 35 pF, See Figure 20	Full	1.65 V to 1.95 V	2.4		6.5	ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 0.1 nF, See Figure 24	25°C	1.8 V		0.5		рС
NO OFF capacitance	$C_{NO(OFF)}$	$V_{NO} = V_{CC}$ or GND,	Switch OFF, See Figure 19	25°C	1.8 V		6		pF
COM OFF capacitance	C _{COM(OFF)}	$V_{COM} = V_{CC}$ or GND,	Switch OFF, See Figure 19	25°C	1.8 V		6		pF
NO ON capacitance	C _{NO(ON)}	$V_{NO} = V_{CC}$ or GND,	Switch ON, See Figure 19	25°C	1.8 V		14.5		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{CC}$ or GND,	Switch ON, See Figure 19	25°C	1.8 V		14.5		pF
Digital input capacitance	C _{IN}	$V_{IN} = V_{CC}$ or GND,	See Figure 19	25°C	1.8 V		3		pF
Bandwidth	BW	$R_L = 50 \Omega$,	Switch ON, See Figure 21	25°C	1.8 V		293		MHz
OFF isolation	O _{ISO}	$\begin{array}{l} R_{L} = 50 \ \Omega, \\ f = 10 \ MHz, \end{array}$	Switch OFF, See Figure 22	25°C	1.8 V		-68		dB
Crosstalk	X _{TALK}	$\begin{array}{l} R_{L} = 50 \ \Omega, \\ f = 10 \ MHz, \end{array}$	Switch ON, See <mark>Figure 23</mark>	25°C	1.8 V		-66		dB
Total harmonic distortion	THD		f = 20 Hz to 20 kHz, See Figure 25	25°C	1.8 V		2.7%		
Supply									
Positive supply current	I _{CC}	$V_{IN} = V_{CC}$ or GND,	Switch ON or OFF	25°C Full	1.95 V		0.1	1 5	μA
					-			•	



6.9 Typical Performance




SCDS184F - JANUARY 2005 - REVISED AUGUST 2018




www.ti.com

Typical Performance (continued)





Typical Performance (continued)






7 Parameter Measurement Information

Table 1. Parameter Description

SYMBOL	DESCRIPTION
V _{COM}	Voltage at COM
V _{NO}	Voltage at NO
r _{on}	Resistance between COM and NO ports when the channel is ON
Δr_{on}	Difference of r _{on} between channels in a specific device
r _{on(flat)}	Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
I _{COM(OFF)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the OFF state
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the ON state and the output (NO) open
V _{IH}	Minimum input voltage for logic high for the control input (IN)
VIL	Maximum input voltage for logic low for the control input (IN)
V _{IN}	Voltage at the control input (IN)
I _{IH} , I _{IL}	Leakage current measured at the control input (IN)
t _{ON}	Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning ON.
t _{OFF}	Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning OFF.
Q _C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NO or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the load capacitance and ΔV_{COM} is the change in analog output voltage.
C _{NO(OFF)}	Capacitance at the NO port when the corresponding channel (NO to COM) is OFF
C _{NO(ON)}	Capacitance at the NO port when the corresponding channel (NO to COM) is ON
C _{COM(OFF)}	Capacitance at the COM port when the corresponding channel (COM to NO) is OFF
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NO) is ON
CIN	Capacitance of IN
O _{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NO to COM) in the OFF state.
X _{TALK}	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an adjacent ON channel (NC1 to NC2). This is measured in a specific frequency and in dB.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
THD	Total harmonic distortion is defined as the ratio of the root mean square (RMS) value of the second, third, and higher harmonics to the magnitude of fundamental harmonic.
I _{CC}	Static power-supply current with the control (IN) pin at V _{CC} or GND










Figure 17. OFF-State Leakage Current (I_{COM(OFF)}, I_{NO(OFF)})






Figure 18. ON-State Leakage Current (I_{COM(ON)}, I_{NO(ON)})











- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r < 5 ns, t_f < 5 ns.
- (2) C_L includes probe and jig capacitance.
- (3) See Electrical Characteristics tables for V_{COM} .









Channel OFF: NO to COM

Network Analyzer Setup Source Power = 0 dBm

(632-mV P-P at 50-Ω load)

 $V_{IN} = V_{CC}$ or GND

DC Bias = 350 mV




Figure 22. OFF Isolation (O_{ISO})






Figure 23. Crosstalk (X_{TALK})



- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω, t_r < 5 ns, t_f < 5 ns.
- (2) C_L includes probe and jig capacitance.

Figure 24. Charge Injection (Q_C)





(1) C_L includes probe and jig capacitance.

Figure 25. Total Harmonic Distortion (THD)




8 Detailed Description

8.1 Overview

The TS5A2066 device is a 2-channel single-pole single-throw (1:1 SPST) analog switch that is designed to operate from 1.65 V to 5.5 V. This device can handle both digital and analog signals, and signals up to V_{CC} can be transmitted in either direction

8.2 Functional Block Diagram



8.3 Feature Description

5-V tolerant control inputs allow 5-V logic levels to be present on the IN pin irrespective of the voltage on VCC pin.

Low ON-resistance and THD performance allows minimal signal distortion through device.

8.4 Device Functional Modes

Table 2 shows the functional modes for TS5A23166.

IN	NO TO COM, COM TO NO									
L	OFF									
Н	ON									

Table 2. Function Table



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TS5A2066 2-channel, 1:1 SPST analog switch is a basic component that could be used in any electrical system design that signal isolation.

9.2 Typical Application




Figure 26. Typical Application Circuit

9.2.1 Design Requirements

Ensure that all of the signals passing through the switch are within the specified ranges in the recommended operating conditions to ensure proper performance.

9.2.2 Detailed Design Procedure

The TS5A2066 can be properly operated without any external components.


Unused signal path pins COM or NO maybe left floating or connected to ground through a $50-\Omega$ resistor to prevent signal reflections back into the device.

TI recommends that the digital control pins (INX) be pulled up to VCC or down to GND to avoid undesired switch positions that could result from the floating pin. Leaving the logic pins floating may increase I_{CC} . Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs* (SCBA004), for further details.



Typical Application (continued)

9.2.3 Application Curves



10 Power Supply Recommendations

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device. Always sequence VCC on first, followed by NO, NC, or COM. Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the VCC supply to other components. A 0.1- μ F capacitor, connected from VCC to GND, is adequate for most applications. Copyright


TS5A2066 SCDS184F – JANUARY 2005 – REVISED AUGUST 2018


11 Layout

11.1 Layout Guidelines

High-speed switches require proper layout and design procedures for optimum performance. Reduce stray inductance and capacitance by keeping traces short and wide. Ensure that bypass capacitors are as close to the device as possible. Use large ground planes where possible.

11.2 Layout Example







NSTRUMENTS

www.ti.com

EXAS



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



5-Jul-2018

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TS5A2066DCTR	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAG Z	Samples
TS5A2066DCTRE4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAG Z	Samples
TS5A2066DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAGR	Samples
TS5A2066DCURE4	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAGR	Samples
TS5A2066DCURG4	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAGR	Samples
TS5A2066YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(J47, J4N)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



5-Jul-2018

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A2066DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
TS5A2066DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TS5A2066DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TS5A2066YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

6-Jul-2018



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A2066DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
TS5A2066DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
TS5A2066DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
TS5A2066YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0

DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-187 variation CA.





- NOTES: A. All linear dimensions are in millimeters. В. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

MPDS049B - MAY 1999 - REVISED OCTOBER 2002

DCT (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion

D. Falls within JEDEC MO-187 variation DA.



DCT (R-PDSO-G8) PLASTIC SMALL OUTLINE Example Board Layout Example Stencil Design (Note C,E) (Note D) - 6x0,65 - 6x0,65 8x0,25-8x1,55 3,40 3,40 Non Solder Mask Defined Pad Example Pad Geometry -0,30 (Note C) 1,60 Example -0,07 Non-solder Mask Opening All Around (Note E) 4212201/A 10/11

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



YZP0008



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



YZP0008

EXAMPLE BOARD LAYOUT

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



YZP0008

EXAMPLE STENCIL DESIGN

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated