



Sample &

Buy







SN74LVCH162244A

SCAS545L-OCTOBER 1995-REVISED JUNE 2014

## SN74LVCH162244A 16-Bit Buffer/Driver with 3-State Outputs

#### 1 Features

- Member of the Texas Instruments Widebus™ Family
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 4.4 ns at 3.3 V
- Output Ports Have Equivalent 26-Ω Series Resistors, so No External Resistors are Required
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Supports Mixed-Mode Signal Operation on All Ports
  (5) Volume V(2) (and 1) Volume V(3) (b)
  - (5-V Input/Output Voltage With 3.3-V  $V_{CC}$ )
- Bus Hold on Data Inputs Eliminates the Need for External Pullup or Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## 4 Simplified Schematic

#### 2 Applications

- Servers
- PCs and Notebooks

Tools &

Software

- Network Switches
- Wireless and Telecom Infrastructures
- TV Set-top Boxes
- Electronic Points of Sale

## 3 Description


This 16-bit buffer/driver is designed for 1.65-V to 3.6-V  $V_{\text{CC}}$  operation.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer.

The SN74LVCH162244A device is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

| PART NUMBER     | PACKAGE    | BODY SIZE (NOM)    |
|-----------------|------------|--------------------|
|                 | SSOP (48)  | 15.88 mm × 7.49 mm |
| SN74LVCH162244A | TSSOP (48) | 12.50 mm × 6.10 mm |
|                 | TVSOP (48) | 9.70 mm × 4.40 mm  |

(1) For all available packages, see the orderable addendum at the end of the data sheet.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Page

## **Table of Contents**

| 1 | Feat | tures 1                          |
|---|------|----------------------------------|
| 2 | Арр  | lications 1                      |
| 3 | Des  | cription 1                       |
| 4 | Sim  | plified Schematic1               |
| 5 | Rev  | ision History 2                  |
| 6 | Pin  | Configuration and Functions 3    |
| 7 | Spe  | cifications5                     |
|   | 7.1  | Absolute Maximum Ratings 5       |
|   | 7.2  | Handling Ratings5                |
|   | 7.3  | Recommended Operating Conditions |
|   | 7.4  | Thermal Information 6            |
|   | 7.5  | Electrical Characteristics 7     |
|   | 7.6  | Switching Characteristics 8      |
|   | 7.7  | Operating Characteristics        |
|   | 7.8  | Typical Characteristics 8        |
| 8 | Para | ameter Measurement Information   |
| 9 | Deta | ailed Description 10             |
|   |      |                                  |

|    | 9.1  | Overview                          | 10 |
|----|------|-----------------------------------|----|
|    | 9.2  | Functional Block Diagram          | 10 |
|    | 9.3  | Feature Description               | 11 |
|    | 9.4  | Device Functional Modes           | 11 |
| 10 | Арр  | lication and Implementation       | 12 |
|    | 10.1 | Application Information           | 12 |
|    | 10.2 | Typical Application               |    |
| 11 |      | er Supply Recommendations         |    |
| 12 | Layo | out                               | 13 |
|    | 12.1 | Layout Guidelines                 | 13 |
|    | 12.2 | Layout Example                    | 13 |
| 13 | Devi | ce and Documentation Support      | 14 |
|    | 13.1 | Trademarks                        | 14 |
|    | 13.2 | Electrostatic Discharge Caution   | 14 |
|    | 13.3 | Glossary                          | 14 |
| 14 | Мес  | hanical, Packaging, and Orderable |    |
|    |      | mation                            | 14 |
|    |      |                                   |    |

## **5** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision K (March 2005) to Revision L |  |
|--|--|
|  |  |

| • | Updated document to new TI data sheet standards.    | . 1 |
|---|---|-----|
| • | Changed Updated I <sub>off</sub> Features bullet    | . 1 |
| • | Added Applications.                                 | . 1 |
|   | Added Device Information table.                     |     |
| • | Added Handling Ratings table.                       | 5   |
| • | Changed MAX ambient temperature from 85°C to 125°C. | . 6 |
| • | Added Thermal Information table.                    | 6   |
| • | Added Typical Characteristics.                      | 8   |



## 6 Pin Configuration and Functions

| DL, DGG, OR DGV PACKAGE<br>(TOP VIEW)  |   |  |  |  |
|--|---|--|--|--|
| 1 OE [<br>1Y1 [<br>1Y2 [<br>GND [<br>1Y3 [<br>1Y4 [<br>V <sub>CC</sub> [<br>2Y3 [<br>2Y4 [<br>3Y1 [<br>3Y2 [<br>GND [<br>3Y3 [<br>3Y4 [<br>4Y1 [<br>4Y2 [<br>GND [<br>4Y3 [<br>4Y4 [<br>4Y2 [<br>GND [<br>4Y3 [<br>4Y4 [<br>4Y4 [<br>4Y2 [<br>GND [<br>4Y3 [<br>4Y4 [<br>4Y] ] ] ] ] ] ] ] ] ] ] ] ] ] ] ] ] ] ] | (TOP VII<br>1<br>2<br>3<br>4<br>5<br>6<br>7<br>8<br>9<br>10<br>11<br>12<br>13<br>14<br>15<br>16<br>17<br>18<br>19<br>20<br>21<br>22<br>23 | 48<br>47<br>46<br>45<br>44<br>43<br>42<br>41<br>40<br>39<br>38<br>37<br>36<br>35<br>34<br>33<br>32<br>31<br>30 | 1A2<br>GND<br>1A3<br>1A4<br>V <sub>CC</sub><br>2A1<br>2A2<br>GND<br>2A3<br>2A4<br>3A1<br>3A2<br>GND<br>3A3<br>3A4<br>V <sub>CC</sub> |  |
| 4OE  | 24  | 25   | 3 <del>0E</del>  |  |

#### **Pin Functions**

|     | PIN             | I/O | DESCRIPTION     |
|-----|-----------------|-----|-----------------|
| NO. | NAME            | 1/0 | DESCRIPTION     |
| 1   | 1 <del>0E</del> | I   | Output Enable 1 |
| 2   | 1Y1             | 0   | 1Y1 Output      |
| 3   | 1Y2             | 0   | 1Y2 Output      |
| 4   | GND             | -   | Ground pin      |
| 5   | 1Y3             | 0   | 1Y3 Output      |
| 6   | 1Y4             | 0   | 1Y4 Output      |
| 7   | VCC             | -   | Power Pin       |
| 8   | 2Y1             | 0   | 2Y1 Output      |
| 9   | 2Y2             | 0   | 2Y2 Output      |
| 10  | GND             | -   | Ground Pin      |
| 11  | 2Y3             | 0   | 2Y3 Output      |
| 12  | 2Y4             | 0   | 2Y4 Output      |
| 13  | 3Y1             | 0   | 3Y1 Output      |
| 14  | 3Y2             | 0   | 3Y2 Output      |
| 15  | GND             | -   | Ground Pin      |
| 16  | 3Y3             | 0   | 3Y3 Output      |
| 17  | 3Y4             | 0   | 3Y4 Output      |
| 18  | VCC             | -   | Power Pin       |
| 19  | 4Y1             | 0   | 4Y1 Output      |
| 20  | 4Y2             | 0   | 4Y2 Output      |

#### SN74LVCH162244A SCAS545L-OCTOBER 1995-REVISED JUNE 2014

INSTRUMENTS

www.ti.com

Texas

## Pin Functions (continued)

|     | PIN             | I/O | DESCRIPTION     |
|-----|-----------------|-----|-----------------|
| NO. | NAME            | 0/1 | DESCRIPTION     |
| 21  | GND             | —   | Ground Pin      |
| 22  | 4Y3             | 0   | 4Y3 Output      |
| 23  | 4Y4             | 0   | 4Y4 Output      |
| 24  | 4 <del>0E</del> | I   | Output Enable 4 |
| 25  | 3 <del>0E</del> | I   | Output Enable 3 |
| 26  | 4A4             | I   | 4A4 Input       |
| 27  | 4A3             | I   | 4A3 Input       |
| 28  | GND             | —   | Ground Pin      |
| 29  | 4A2             | I   | 4A2 Input       |
| 30  | 4A1             | I   | 4A1 Input       |
| 31  | VCC             | —   | Power Pin       |
| 32  | 3A4             | I   | 3A4 Input       |
| 33  | 3A3             | I   | 3A3 Input       |
| 34  | GND             | —   | Ground Pin      |
| 35  | 3A2             | I   | 3A2 Input       |
| 36  | 3A1             | I   | 3A1 Input       |
| 37  | 2A4             | I   | 2A4 Input       |
| 38  | 2A3             | I   | 2A3 Input       |
| 39  | GND             | —   | Ground Pin      |
| 40  | 2A2             | I   | 2A2 Input       |
| 41  | 2A1             | I   | 2A1 Input       |
| 42  | VCC             | _   | Power Pin       |
| 43  | 1A4             | I   | 1A4 Input       |
| 44  | 1A3             | I   | 1A3 Input       |
| 45  | GND             | —   | Ground Pin      |
| 46  | 1A2             | I   | 1A2 Input       |
| 47  | 1A1             | 1   | 1A1 Input       |
| 48  | 2 <del>0E</del> | I   | Output Enable 2 |

Copyright © 1995–2014, Texas Instruments Incorporated



#### 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

|                 |   |                                | MIN  | MAX                   | UNIT |
|-----------------|---|--------------------------------|------|-----------------------|------|
| $V_{CC}$        | Supply voltage range  |                                | -0.5 | 6.5                   | V    |
| VI              | Input voltage range <sup>(2)</sup>  |                                | -0.5 | 6.5                   | V    |
| Vo              | Voltage range applied to any output in the high-impedance or                    | power-off state <sup>(2)</sup> | -0.5 | 6.5                   | V    |
| Vo              | Voltage range applied to any output in the high or low state <sup>(2) (3)</sup> |                                | -0.5 | V <sub>CC</sub> + 0.5 | V    |
| I <sub>IK</sub> | Input clamp current   | V <sub>1</sub> < 0             |      | -50                   | mA   |
| I <sub>OK</sub> | Output clamp current  | V <sub>O</sub> < 0             |      | -50                   | mA   |
| I <sub>O</sub>  | Continuous output current   |                                |      | ±50                   | mA   |
|                 | Continuous current through each V <sub>CC</sub> or GND                          |                                |      | ±100                  | mA   |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of  $V_{CC}$  is provided in the *Recommended Operating Conditions* table.

#### 7.2 Handling Ratings

|                    |  |  | MIN    | MAX  | UNIT |
|--------------------|--|--|--------|------|------|
| T <sub>stg</sub>   | tg Storage temperature range               |  | -65    | 150  | °C   |
|                    | Electrostatia discharge                    | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>              | 0 2000 |      |      |
| V <sub>(ESD)</sub> | V <sub>(ESD)</sub> Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup> | 0      | 1000 | V    |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### SN74LVCH162244A

SCAS545L-OCTOBER 1995-REVISED JUNE 2014

www.ti.com

STRUMENTS

XAS

#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                 |                                    |  | MIN                    | MAX                  | UNIT |
|-----------------|------------------------------------|--|------------------------|----------------------|------|
| V               | Supply voltage                     | Operating                                  | 1.65                   | 3.6                  | V    |
| V <sub>CC</sub> | Supply voltage                     | Data retention only                        | 1.5                    |                      | V    |
|                 |                                    | V <sub>CC</sub> = 1.65 V to 1.95 V         | 0.65 × V <sub>CC</sub> |                      |      |
| V <sub>IH</sub> | High-level input voltage           | $V_{CC}$ = 2.3 V to 2.7 V                  | 1.7                    |                      | V    |
|                 |                                    | $V_{CC}$ = 2.7 V to 3.6 V                  | 2                      |                      |      |
| -               |                                    | V <sub>CC</sub> = 1.65 V to 1.95 V         |                        | $0.35 \times V_{CC}$ |      |
| V <sub>IL</sub> | Low-level input voltage            | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ |                        | 0.7                  | V    |
|                 |                                    | V <sub>CC</sub> = 2.7 V to 3.6 V           |                        | 0.8                  | 0.8  |
| VI              | Input voltage                      | · ·  | 0                      | 5.5                  | V    |
| Vo              | Output voltage                     | High or low state                          | 0                      | V <sub>CC</sub>      | V    |
|                 |                                    | 3-state                                    | 0                      | 5.5                  | V    |
|                 |                                    | V <sub>CC</sub> = 1.65 V                   |                        | -2                   |      |
|                 |                                    | V <sub>CC</sub> = 2.3 V                    |                        | -4                   |      |
| I <sub>OH</sub> | High-level output current          | V <sub>CC</sub> = 2.7 V                    |                        | -8                   | mA   |
|                 |                                    | $V_{CC} = 3 V$                             |                        | -12                  |      |
|                 |                                    | V <sub>CC</sub> = 1.65 V                   |                        | 2                    |      |
|                 |                                    | V <sub>CC</sub> = 2.3 V                    |                        | 4                    |      |
| I <sub>OL</sub> | Low-level output current           | V <sub>CC</sub> = 2.7 V                    |                        | 8                    | mA   |
|                 |                                    | $V_{CC} = 3 V$                             |                        | 12                   |      |
| Δt/Δv           | Input transition rise or fall rate |  |                        | 10                   | ns/V |
| T <sub>A</sub>  | Operating free-air temperature     |  | -40                    | 125                  | °C   |

(1) All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

#### 7.4 Thermal Information

|                       |  | S       |         |         |      |
|-----------------------|--|---------|---------|---------|------|
|                       | THERMAL METRIC <sup>(1)</sup>                | DGG     | DGV     | DL      | UNIT |
|                       |  | 48 PINS | 48 PINS | 48 PINS |      |
| $R_{\thetaJA}$        | Junction-to-ambient thermal resistance       | 64.3    | 78.4    | 68.4    |      |
| R <sub>0JC(top)</sub> | Junction-to-case (top) thermal resistance    | 17.6    | 30.7    | 34.7    |      |
| $R_{\theta JB}$       | Junction-to-board thermal resistance         | 31.5    | 41.8    | 41.0    | °C/W |
| $\Psi_{JT}$           | Junction-to-top characterization parameter   | 1.1     | 3.8     | 12.3    | °C/W |
| ΨJB                   | Junction-to-board characterization parameter | 31.2    | 41.3    | 40.4    |      |
| R <sub>0JC(bot)</sub> | Junction-to-case (bottom) thermal resistance | n/a     | n/a     | n/a     |      |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Copyright © 1995-2014, Texas Instruments Incorporated



#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER            | TEST CON  | DITIONS                              | V <sub>cc</sub> | MIN            | TYP <sup>(1)</sup> MAX | UNIT |  |
|----------------------|---|--------------------------------------|-----------------|----------------|------------------------|------|--|
|                      | I <sub>OH</sub> = -100 μA                                       |                                      | 1.65 V to 3.6 V | $V_{CC} - 0.2$ |                        |      |  |
|                      | $I_{OH} = -2 \text{ mA}$  |                                      | 1.65 V          | 1.2            |                        |      |  |
|                      | 1 – 4 m A   |                                      | 2.3 V           | 1.7            |                        |      |  |
| V <sub>OH</sub>      | $I_{OH} = -4 \text{ mA}$  |                                      | 2.7 V           | 2.2            |                        | V    |  |
|                      | $I_{OH} = -6 \text{ mA}$  |                                      | 3 V             | 2.4            |                        |      |  |
|                      | $I_{OH} = -8 \text{ mA}$  |                                      | 2.7 V           | 2              |                        |      |  |
|                      | $I_{OH} = -12 \text{ mA}$                                       |                                      | 3 V             | 2              |                        |      |  |
|                      | I <sub>OL</sub> = 100 μA  |                                      | 1.65 V to 3.6 V |                | 0.2                    |      |  |
|                      | $I_{OL} = 2 \text{ mA}$   |                                      | 1.65 V          |                | 0.45                   |      |  |
|                      | 1 1 - 1 1   |                                      | 2.3 V           |                | 0.7                    |      |  |
| V <sub>OL</sub>      | $I_{OL} = 4 \text{ mA}$   |                                      | 2.7 V           |                | 0.4                    | V    |  |
|                      | $I_{OL} = 6 \text{ mA}$   |                                      | 3 V             |                | 0.55                   |      |  |
|                      | I <sub>OL</sub> = 8 mA  |                                      | 2.7 V           |                | 0.6                    |      |  |
|                      | I <sub>OL</sub> = 12 mA   |                                      | 3 V             |                | 0.8                    |      |  |
| I <sub>I</sub>       | $V_{I} = 0$ to 5.5 V  |                                      | 3.6 V           |                | ±5                     | μA   |  |
|                      | V <sub>1</sub> = 0.58 V   |                                      | 1.65 V          | (2)            |                        |      |  |
|                      | V <sub>I</sub> = 1.07 V   |                                      | 1.65 V          | (2)            |                        |      |  |
|                      | V <sub>1</sub> = 0.7 V  |                                      | 2.3 V           | 45             |                        |      |  |
| I <sub>I(hold)</sub> | V <sub>1</sub> = 1.7 V  |                                      | 2.3 V           | -45            |                        | μA   |  |
|                      | V <sub>1</sub> = 0.8 V  |                                      | 3 V             | 75             |                        |      |  |
|                      | V <sub>1</sub> = 2 V  |                                      | 3 V             | -75            |                        |      |  |
|                      | $V_{I} = 0$ to 3.6 V <sup>(3)</sup>                             |                                      | 3.6 V           |                | ±500                   |      |  |
| I <sub>off</sub>     | $V_1 \text{ or } V_0 = 5.5 \text{ V}$                           |                                      | 0               |                | ±10                    | μA   |  |
| I <sub>OZ</sub>      | $V_0 = 0$ to 5.5 V  |                                      | 3.6 V           |                | ±10                    | μA   |  |
|                      | $V_{I} = V_{CC}$ or GND   |                                      | 2.0.1           |                | 20                     |      |  |
| I <sub>CC</sub>      | $3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(4)}$ | l <sub>O</sub> = 0                   | 3.6 V           |                | 20                     | μA   |  |
| ΔI <sub>CC</sub>     | One input at V <sub>CC</sub> - 0.6 V, Oth                       | ner inputs at V <sub>CC</sub> or GND | 2.7 V to 3.6 V  |                | 500                    | μA   |  |
| Ci                   | $V_I = V_{CC}$ or GND   |                                      | 3.3 V           |                | 5.5                    | pF   |  |
| Co                   | $V_{O} = V_{CC}$ or GND   |                                      | 3.3 V           |                | 6                      | pF   |  |

(1)

All typical values are at V<sub>CC</sub> = 3.3 V,  $T_A$  = 25°C. This information was not available at the time of publication.

(2) (3) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

(4) This applies in the disabled state only.

#### SN74LVCH162244A

SCAS545L-OCTOBER 1995-REVISED JUNE 2014

www.ti.com

#### 7.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) | V <sub>CC</sub> =<br>± 0.1 |      | V <sub>CC</sub> = 2<br>± 0.2 | 2.5 V<br>2 V | V <sub>CC</sub> = | 2.7 V | V <sub>CC</sub> = 3<br>± 0.3 | 3.3 V<br>3 V | UNIT |
|------------------|-----------------|----------------|----------------------------|------|------------------------------|--------------|-------------------|-------|------------------------------|--------------|------|
|                  | (INPOT)         | (001P01)       | MIN                        | MAX  | MIN                          | MAX          | MIN               | MAX   | MIN                          | MAX          |      |
| t <sub>pd</sub>  | A               | Y              | 1                          | 10.2 | 1                            | 6.4          | 1                 | 5.6   | 1.1                          | 4.4          | ns   |
| t <sub>en</sub>  | OE              | Y              | 1                          | 14.8 | 1                            | 8.2          | 1                 | 6.9   | 1                            | 5.5          | ns   |
| t <sub>dis</sub> | OE              | Y              | 1                          | 12.3 | 1                            | 7.1          | 1                 | 6.8   | 1.8                          | 6.3          | ns   |


#### 7.7 Operating Characteristics

 $T_A = 25^{\circ}C$ 

|                 | PARAMETER  |                     | TEST<br>CONDITIONS | V <sub>CC</sub> = 1.8 V<br>TYP | V <sub>CC</sub> = 2.5 V<br>TYP | V <sub>CC</sub> = 3.3 V<br>TYP | UNIT |
|-----------------|--|---------------------|--------------------|--------------------------------|--------------------------------|--------------------------------|------|
|                 | Dower discinction conseitance                                      | Outputs enabled     |                    | See <sup>(1)</sup>             | See <sup>(1)</sup>             | 35                             |      |
| C <sub>pd</sub> | C <sub>pd</sub> Power dissipation capacitance<br>per buffer/driver | Outputs<br>disabled | f = 10 MHz         | See <sup>(1)</sup>             | See <sup>(1)</sup>             | 4                              | pF   |

(1) This information was not available at the time of publication.

#### 7.8 Typical Characteristics




Copyright © 1995–2014, Texas Instruments Incorporated



٧ı

0 V

#### Parameter Measurement Information 8




| TEST                               | S1                |
|------------------------------------|-------------------|
| t <sub>PLH</sub> /t <sub>PHL</sub> | Open              |
| t <sub>PLZ</sub> /t <sub>PZL</sub> | V <sub>LOAD</sub> |
| t <sub>PHZ</sub> /t <sub>PZH</sub> | GND               |

VM

| V                  | INF                   | PUTS                           |                    | N                 | •     |              | N            |  |
|--------------------|-----------------------|--------------------------------|--------------------|-------------------|-------|--------------|--------------|--|
| V <sub>CC</sub>    | VI                    | t <sub>r</sub> /t <sub>f</sub> | VM                 | V <sub>LOAD</sub> | CL    | RL           | $V_{\Delta}$ |  |
| 1.8 V $\pm$ 0.15 V | V <sub>CC</sub> ≤2 ns |                                | V <sub>CC</sub> /2 | $2 \times V_{CC}$ | 30 pF | <b>1 k</b> Ω | 0.15 V       |  |
| 2.5 V $\pm$ 0.2 V  | V <sub>CC</sub>       | ≤2 ns                          | V <sub>CC</sub> /2 | $2 \times V_{CC}$ | 30 pF | <b>500</b> Ω | 0.15 V       |  |
| 2.7 V              | 2.7 V                 | ≤2.5 ns                        | 1.5 V              | 6 V               | 50 pF | <b>500</b> Ω | 0.3 V        |  |
| 3.3 V $\pm$ 0.3 V  | 2.7 V                 | ≤2.5 ns                        | 1.5 V              | 6 V               | 50 pF | <b>500</b> Ω | 0.3 V        |  |

**Timing Input** 




Vм

Vм

**VOLTAGE WAVEFORMS** 

**PROPAGATION DELAY TIMES** 

INVERTING AND NONINVERTING OUTPUTS



NOTES: A. CL includes probe and jig capacitance.

t<sub>PLH</sub>

t<sub>PHL</sub>

Output

Output

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.

tPHL

'M

Vм

t<sub>PLH</sub>

VOH

 $V_{OL}$ 

VOH

V<sub>OL</sub>

- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 3. Load Circuit and Voltage Waveforms



#### 9 Detailed Description


#### 9.1 Overview

The device can be used as four 4-bit <u>buffers</u>, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE) inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

#### 9.2 Functional Block Diagram





# SCAS545L – OCTOBER 1995–REVISED JUNE 2014

## 9.3 Feature Description

- Wide operating range
  - Operates from 1.65 V to 3.6 V
- Allows down voltage translation
  - Inputs accept voltages to 5.5 V
- I<sub>off</sub> feature
  - Allows voltages on the inputs and outputs when  $V_{\text{CC}}$  is 0 V

## 9.4 Device Functional Modes

| Table 1. Function Table |  |
|-------------------------|--|
| (Each 4-Bit Buffer)     |  |

| INPU | ITS | OUTPUT |  |  |  |  |
|------|-----|--------|--|--|--|--|
| OE   | Α   | Y      |  |  |  |  |
| L    | Н   | Н      |  |  |  |  |
| L    | L   | L      |  |  |  |  |
| Н    | Х   | Z      |  |  |  |  |

#### **10** Application and Implementation

#### **10.1** Application Information

The SN74LVCH16244A device is a 16-bit buffer driver. This device can be used as four 4-bit, two 8-bit, or one 16-bit buffer.

It allows data transmission from the A bus to the Y bus with 4 separate enable pins that control 4 bits each. The output-enable  $(\overline{OE})$  input can be used to disable sections of the device so that the buses are effectively isolated.

The SN74LVCH16244A device has 5.5 V tolerant inputs at any valid  $V_{CC}$  which allows it to be used in multipower systems and can be used for down translation. Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

#### **10.2 Typical Application**




Figure 4. Typical Application Diagram

#### 10.2.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - Rise time and fall time specs: See ( $\Delta t/\Delta V$ ) in the *Recommended Operating Conditions* table.
  - Specified high and low levels: See (V<sub>IH</sub> and V<sub>IL</sub>) in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$ .
- 2. Recommend Output Conditions
  - Load currents should not exceed 25 mA per output and 50 mA total for the part.
  - Outputs should not be pulled above  $V_{CC}$ .



#### Typical Application (continued) 10.2.3 Application Curves



#### **11 Power Supply Recommendations**

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 µf is recommended; if there are multiple  $V_{CC}$  pins, then 0.01 µf or 0.022 µf is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 µf and a 1 µf are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.


#### 12 Layout

#### 12.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 6 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.

#### 12.2 Layout Example



#### Figure 6. Layout Diagram



#### **13** Device and Documentation Support

#### 13.1 Trademarks

Widebus is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### **13.2 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



17-Mar-2017

### PACKAGING INFORMATION

| Orderable Device   | Status | Package Type | Package | Pins | Package | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking | Samples |
|--------------------|--------|--------------|---------|------|---------|----------------------------|------------------|--------------------|--------------|----------------|---------|
|                    | (1)    |              | Drawing |      | Qty     | (2)                        | (6)              | (3)                |              | (4/5)          |         |
| 74LVCH162244ADLRG4 | ACTIVE | SSOP         | DL      | 48   | 1000    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | LVCH162244A    | Samples |
| 74LVCH162244AGRG4  | ACTIVE | TSSOP        | DGG     | 48   | 2000    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | LVCH162244A    | Samples |
| SN74LVCH162244ADL  | ACTIVE | SSOP         | DL      | 48   | 25      | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | LVCH162244A    | Samples |
| SN74LVCH162244ADLR | ACTIVE | SSOP         | DL      | 48   | 1000    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | LVCH162244A    | Samples |
| SN74LVCH162244AGR  | ACTIVE | TSSOP        | DGG     | 48   | 2000    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | LVCH162244A    | Samples |
| SN74LVCH162244AVR  | ACTIVE | TVSOP        | DGV     | 48   | 2000    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | LN2244A        | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

17-Mar-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| All dimensions are nominal |                 |                    |    |      |                          |                          |            |            |            |            |           |                  |
|----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                     | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| SN74LVCH162244ADLR         | SSOP            | DL                 | 48 | 1000 | 330.0                    | 32.4                     | 11.35      | 16.2       | 3.1        | 16.0       | 32.0      | Q1               |
| SN74LVCH162244AGR          | TSSOP           | DGG                | 48 | 2000 | 330.0                    | 24.4                     | 8.6        | 13.0       | 1.8        | 12.0       | 24.0      | Q1               |
| SN74LVCH162244AVR          | TVSOP           | DGV                | 48 | 2000 | 330.0                    | 16.4                     | 7.1        | 10.2       | 1.6        | 12.0       | 16.0      | Q1               |

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

11-Mar-2017



\*All dimensions are nominal

| Device             | Package Type Package Drawing |     | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------------|------------------------------|-----|------|------|-------------|------------|-------------|
| SN74LVCH162244ADLR | SSOP                         | DL  | 48   | 1000 | 367.0       | 367.0      | 55.0        |
| SN74LVCH162244AGR  | TSSOP                        | DGG | 48   | 2000 | 367.0       | 367.0      | 45.0        |
| SN74LVCH162244AVR  | TVSOP                        | DGV | 48   | 2000 | 367.0       | 367.0      | 38.0        |

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



## **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



## **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated