

Sample &

Buy



SN6501-Q1

SLLSEF3A - JUNE 2013 - REVISED SEPTEMBER 2014

SN6501-Q1 Transformer Driver for Isolated Power Supplies

Technical

Documents

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results
 - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C4B
- Push-Pull Driver for Small Transformers
- Single 3.3-V or 5-V Supply
- High Primary-side Current Drive:
 - 5-V Supply: 350 mA (Max)
 - 3.3-V Supply: 150 mA (Max)
- Low Ripple on Rectified Output Permits Small
 Output Capacitors
- Small 5-Pin SOT-23 Package

2 Applications

- Isolated Interface Power Supply for CAN, RS-485, RS-422, RS-232, SPI, I2C, Low-Power LAN
- Industrial Automation
- Process Control
- Medical Equipment

3 Description

Tools &

Software

The SN6501-Q1 is a monolithic oscillator/powerdriver, specifically designed for small form factor, isolated power supplies in isolated interface applications. The device drives a low-profile, centertapped transformer primary from a 3.3-V or 5-V DC power supply. The secondary can be wound to provide any isolated voltage based on transformer turns ratio.

Support &

Community

29


The SN6501-Q1 consists of an oscillator followed by a gate drive circuit that provides the complementary output signals to drive the ground referenced Nchannel power switches. The internal logic ensures break-before-make action between the two switches.

The SN6501-Q1 is available in a small SOT-23 (5) package, and is specified for operation at temperatures from -40° C to 125° C.

Device Information⁽¹⁾

| Device mormation | | | | | | |
|------------------|------------|-------------------|--|--|--|--|
| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | | | |
| SN6501-Q1 | SOT-23 (5) | 2.90 mm x 1.60 mm | | | | |

(1) For all available packages, see the orderable addendum at the end of the datasheet.



Simplified Schematic

Output Voltage and Efficiency vs Output Current




Table of Contents

| 1 | Feat | tures 1 | | | | | | |
|---|----------------|------------------------------------|--|--|--|--|--|--|
| 2 | Applications 1 | | | | | | | |
| 3 | Des | cription 1 | | | | | | |
| 4 | Rev | ision History 2 | | | | | | |
| 5 | Pin | Configuration and Functions 3 | | | | | | |
| 6 | Spe | cifications3 | | | | | | |
| | 6.1 | Absolute Maximum Ratings 3 | | | | | | |
| | 6.2 | Handling Ratings 3 | | | | | | |
| | 6.3 | Recommended Operating Conditions 4 | | | | | | |
| | 6.4 | Thermal Information 4 | | | | | | |
| | 6.5 | Electrical Characteristics 4 | | | | | | |
| | 6.6 | Switching Characteristics 4 | | | | | | |
| | 6.7 | Typical Characteristics 5 | | | | | | |
| 7 | Para | ameter Measurement Information 11 | | | | | | |
| 8 | Deta | ailed Description 11 | | | | | | |
| | 8.1 | Overview | | | | | | |
| | | | | | | | | |

4 Revision History

Changes from Original (June 2013) to Revision A

| • | Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information | |
|---|--|------|
| | section | 1 |
| • | Changed Equation 10 | . 18 |
| • | Changed Equation 11 | . 18 |
| • | Changed Table 4, From: Wuerth-Elektronik / Midcom To: Wurth Electronics Midcom Inc | . 21 |
| • | Changed Figure 54 | . 24 |

| | 8.2 | Functional Block Diagram | 12 |
|----|------|-----------------------------------|----|
| | 8.3 | Feature Description | 12 |
| | 8.4 | Device Functional Modes | 13 |
| 9 | App | lication and Implementation | 14 |
| | 9.1 | Application Information | 14 |
| | 9.2 | Typical Application | 15 |
| 10 | Pow | ver Supply Recommendations | 26 |
| 11 | Lay | out | 26 |
| | 11.1 | Layout Guidelines | 26 |
| | | Layout Example | |
| 12 | Dev | ice and Documentation Support | 27 |
| | 12.1 | Device Support | 27 |
| | 12.2 | Trademarks | 27 |
| | 12.3 | Electrostatic Discharge Caution | 27 |
| | 12.4 | Glossary | 27 |
| 13 | | hanical, Packaging, and Orderable | 27 |
| | | | |


Copyright © 2013–2014, Texas Instruments Incorporated





SLLSEF3A – JUNE 2013 – REVISED SEPTEMBER 2014

5 Pin Configuration and Functions



Pin Functions

| | PIN | | DESCRIPTION | |
|-----------------|--------|------|---|--|
| NAME | NUMBER | TYPE | DESCRIPTION | |
| D1 | 1 | OD | pen Drain output 1. Connect this pin to one end of the transformer primary side. | |
| V _{CC} | 2 | Ρ | Supply voltage input. Connect this pin to the center-tap of the transformer primary side. Buffer this voltage with a 1 μF to 10 μF ceramic capacitor. | |
| D2 | 3 | OD | pen Drain output 2. Connect this pin to the other end of the transformer primary side. | |
| GND | 4,5 | Р | Device ground. Connect this pin to board ground. | |

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|---------------------------------|------------------------------|------|-----|------|
| V _{CC} | Supply voltage | -0.3 | 6 | V |
| V_{D1}, V_{D2} | Output switch voltage | | 14 | V |
| $I_{\text{D1P}},I_{\text{D2P}}$ | Peak output switch current | | 500 | mA |
| P _{TOT} | Continuous power dissipation | | 250 | mW |
| TJ | Junction temperature | | 170 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods affects device reliability.

6.2 Handling Ratings

| | | | MIN | MAX | UNIT |
|--------------------|---------------------|--|------|-----|------|
| T _{stg} | Storage temperature | range | -65 | 150 | °C |
| V | Electrostatic | Human body model (HBM) AEC-Q100 Classification Level H2, all pins | -2 | 2 | kV |
| V _(ESD) | discharge | Charged device model (CDM) AEC-Q100 Classification Level C4B, all pins | -750 | 750 | V |

STRUMENTS

XAS

6.3 Recommended Operating Conditions

| | | | | MIN | TYP | MAX | UNIT |
|-----------------------------------|-------------------------|---|--|------|-----|-----|------|
| V _{CC} | Supply voltage | | | 3 | | 5.5 | V |
| V V | Output outlab valtage | $V_{CC} = 5 V \pm 10\%$, | When connected to Transformer with | | | 11 | V |
| V_{D1}, V_{D2} | Output switch voltage | $V_{CC} = 3.3 V \pm 10\%$ primary winding Center-tapped | | 0 | | 7.2 | V |
| | D1 and D2 output switch | $V_{CC} = 5 \text{ V} \pm 10\%$ | V_{D1} , V_{D2} Swing \geq 3.8 V, see Figure 32 for typical characteristics | s 35 | 350 | | |
| I _{D1} , I _{D2} | current – Primary-side | $V_{CC} = 3.3 V \pm 10\%$ | V_{D1} , V_{D2} Swing ≥ 2.5 V, see Figure 31 for typical characteristics | | | 150 | mA |
| T _A | Ambient temperature | | | -40 | | 125 | °C |

6.4 Thermal Information

| | THERMAL METRIC ⁽¹⁾ | | UNIT |
|------------------|--|------------|------|
| | | DBV 5-PINS | UNIT |
| θ_{JA} | Junction-to-ambient thermal resistance | 208.3 | |
| θ_{JCtop} | JCtop Junction-to-case (top) thermal resistance | | |
| θ_{JB} | θ _{JB} Junction-to-board thermal resistance | | °C/W |
| Ψյτ | μ _{JT} Junction-to-top characterization parameter | | C/VV |
| Ψ_{JB} | Junction-to-board characterization parameter | | |
| θ_{JCbot} | Junction-to-case (bottom) thermal resistance | N/A | |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over full-range of recommended operating conditions, unless otherwise noted

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------------------|---------------------------------------|---|-----|-----|-----|------|
| Б | Switch on registeres | V_{CC} = 3.3 V ± 10%, See Figure 36 | | 1 | 3 | Ω |
| R _{ON} Switch-on resistance | | $V_{CC} = 5 V \pm 10\%$, See Figure 36 | | 0.6 | 2 | 12 |
| | Average events everent(1) | $V_{CC} = 3.3 V \pm 10\%$, no load | | 150 | 400 | μA |
| ICC | Average supply current ⁽¹⁾ | $V_{CC} = 5 V \pm 10\%$, no load | | 300 | 700 | |
| f _{ST} | Startup frequency | $V_{CC} = 2.4 V$, See Figure 36 | | 300 | | kHz |
| ¢ | SW D1, D2 Switching frequency | V_{CC} = 3.3 V ± 10%, See Figure 36 | 250 | 360 | 495 | kHz |
| f _{SW} | | V_{CC} = 5 V ± 10%, See Figure 36 | 300 | 410 | 620 | KIIZ |

(1) Average supply current is the current used by SN6501 only. It does not include load current.


6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN TYP MAX | UNIT | |
|------------------|--------------------------|---|-------------|------|--|
| + | D1, D2 output rise time | V_{CC} = 3.3 V ± 10%, See Figure 36 | 70 | 20 | |
| τ _{r-D} | D1, D2 odiput lise lille | $V_{CC} = 5 V \pm 10\%$, See Figure 36 | 80 | ns | |
| | D1 D2 output fall time | V_{CC} = 3.3 V ± 10%, See Figure 36 | 110 | | |
| t _{f-D} | D1, D2 output fall time | $V_{CC} = 5 V \pm 10\%$, See Figure 36 | 60 | ns | |
| | Break-before-make time | V_{CC} = 3.3 V ± 10%, See Figure 36 | 150 | 20 | |
| t _{BBM} | Break-before-make time | $V_{CC} = 5 V \pm 10\%$, See Figure 36 | 50 | ns | |



6.7 Typical Characteristics




SN6501-Q1

SLLSEF3A – JUNE 2013 – REVISED SEPTEMBER 2014


www.ti.com

Typical Characteristics (continued)





Typical Characteristics (continued)




TEXAS INSTRUMENTS

SN6501-Q1

SLLSEF3A - JUNE 2013 - REVISED SEPTEMBER 2014


www.ti.com

Typical Characteristics (continued)





Typical Characteristics (continued)



SN6501-Q1


SLLSEF3A-JUNE 2013-REVISED SEPTEMBER 2014

www.ti.com

ISTRUMENTS

EXAS

Typical Characteristics (continued)





SN6501-Q1 SLLSEF3A – JUNE 2013 – REVISED SEPTEMBER 2014

7 Parameter Measurement Information




Figure 33. Measurement Circuit for Unregulated Output (TP1)




Figure 34. Timing Diagram




Figure 35. Measurement Circuit for regulated Output (TP1 and TP2)




Figure 36. Test Circuit For R_{ON} , F_{SW} , F_{St} , T_{r-D} , T_{f-D} , T_{BBM}

8 Detailed Description

8.1 Overview

The SN6501-Q1 is a transformer driver designed for low-cost, small form-factor, isolated DC-DC converters utilizing the push-pull topology. The device includes an oscillator that feeds a gate-drive circuit. The gate-drive, comprising a frequency divider and a break-before-make (BBM) logic, provides two complementary output signals which alternately turn the two output transistors on and off.

SN6501-Q1


SLLSEF3A – JUNE 2013 – REVISED SEPTEMBER 2014



Overview (continued)

The output frequency of the oscillator is divided down by an asynchronous divider that provides two complementary output signals with a 50% duty cycle. A subsequent break-before-make logic inserts a dead-time between the high-pulses of the two signals. The resulting output signals, present the gate-drive signals for the output transistors. As shown in the functional block diagram, before either one of the gates can assume logic high, there must be a short time period during which both signals are low and both transistors are high-impedance. This short period, known as break-before-make time, is required to avoid shorting out both ends of the primary.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Push-Pull Converter

Push-pull converters require transformers with center-taps to transfer power from the primary to the secondary (see Figure 37).




Figure 37. Switching Cycles of a Push-Pull Converter

When Q_1 conducts, V_{IN} drives a current through the lower half of the primary to ground, thus creating a negative voltage potential at the lower primary end with regards to the V_{IN} potential at the center-tap.

At the same time the voltage across the upper half of the primary is such that the upper primary end is positive with regards to the center-tap in order to maintain the previously established current flow through Q_2 , which now has turned high-impedance. The two voltage sources, each of which equaling V_{IN} , appear in series and cause a voltage potential at the open end of the primary of $2 \times V_{IN}$ with regards to ground.

Per dot convention the same voltage polarities that occur at the primary also occur at the secondary. The positive potential of the upper secondary end therefore forward biases diode CR_1 . The secondary current starting from the upper secondary end flows through CR_1 , charges capacitor C, and returns through the load impedance R_L back to the center-tap.



Feature Description (continued)

When Q_2 conducts, Q_1 goes high-impedance and the voltage polarities at the primary and secondary reverse. Now the lower end of the primary presents the open end with a $2 \times V_{IN}$ potential against ground. In this case CR_2 is forward biased while CR_1 is reverse biased and current flows from the lower secondary end through CR_2 , charging the capacitor and returning through the load to the center-tap.

8.3.2 Core Magnetization

Figure 38 shows the ideal magnetizing curve for a push-pull converter with B as the magnetic flux density and H as the magnetic field strength. When Q_1 conducts the magnetic flux is pushed from A to A', and when Q_2 conducts the flux is pulled back from A' to A. The difference in flux and thus in flux density is proportional to the product of the primary voltage, V_P , and the time, t_{ON} , it is applied to the primary: B $\approx V_P \times t_{ON}$.




Figure 38. Core Magnetization and Self-Regulation Through Positive Temperature Coefficient of R_{DS(on)}

This volt-seconds (V-t) product is important as it determines the core magnetization during each switching cycle. If the V-t products of both phases are not identical, an imbalance in flux density swing results with an offset from the origin of the B-H curve. If balance is not restored, the offset increases with each following cycle and the transformer slowly creeps toward the saturation region.

Fortunately, due to the positive temperature coefficient of a MOSFET's on-resistance, the output FETs of the SN6501 have a self-correcting effect on V-t imbalance. In the case of a slightly longer on-time, the prolonged current flow through a FET gradually heats the transistor which leads to an increase in R_{DS-on} . The higher resistance then causes the drain-source voltage, V_{DS} , to rise. Because the voltage at the primary is the difference between the constant input voltage, V_{IN} , and the voltage drop across the MOSFET, $V_P = V_{IN} - V_{DS}$, V_P is gradually reduced and V-t balance restored.

8.4 Device Functional Modes

The functional modes of the SN6501 are divided into start-up, operating, and off-mode.

8.4.1 Start-Up Mode

When the supply voltage at Vcc ramps up to 2.4V typical, the internal oscillator starts operating at a start frequency of 300 kHz. The output stage begins switching but the amplitude of the drain signals at D1 and D2 has not reached its full maximum yet.

8.4.2 Operating Mode

When the device supply has reached its nominal value $\pm 10\%$ the oscillator is fully operating. However variations over supply voltage and operating temperature can vary the switching frequencies at D1 and D2 between 250 kHz and 495 kHz for V_{CC} = 3.3 V $\pm 10\%$, and between 300 kHz and 620 kHz for V_{CC} = 5 V $\pm 10\%$.

8.4.3 Off-Mode

The SN6501 is deactivated by reducing V_{CC} to 0 V. In this state both drain outputs, D1 and D2, are high-impedance.

TEXAS INSTRUMENTS

www.ti.com

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN6501-Q1 is a transformer driver designed for low-cost, small form-factor, isolated DC-DC converters utilizing the push-pull topology. The device includes an oscillator that feeds a gate-drive circuit. The gate-drive, comprising a frequency divider and a break-before-make (BBM) logic, provides two complementary output signals which alternately turn the two output transistors on and off.





Figure 39. SN6501-Q1 Block Diagram

The output frequency of the oscillator is divided down by an asynchronous divider that provides two complementary output signals, S and \overline{S} , with a 50% duty cycle. A subsequent break-before-make logic inserts a dead-time between the high-pulses of the two signals. The resulting output signals, G₁ and G₂, present the gatedrive signals for the output transistors Q₁ and Q₂. As shown in Figure 40, before either one of the gates can assume logic high, there must be a short time period during which both signals are low and both transistors are high-impedance. This short period, known as break-before-make time, is required to avoid shorting out both ends of the primary.





9.2 Typical Application




Figure 41. Typical Application Schematic (SN6501-Q1)

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as design parameters.

| DESIGN PARAMETER | EXAMPLE VALUE |
|----------------------|---------------|
| Input voltage range | 3.3 V ± 3% |
| Output voltage | 5 V |
| Maximum load current | 100 mA |

Table 1. Design Parameters

9.2.2 Detailed Design Procedure

The following recommendations on components selection focus on the design of an efficient push-pull converter with high current drive capability. Contrary to popular belief, the output voltage of the unregulated converter output drops significantly over a wide range in load current. The characteristic curve in Figure 11 for example shows that the difference between V_{OUT} at minimum load and V_{OUT} at maximum load exceeds a transceiver's supply range. Therefore, in order to provide a stable, load independent supply while maintaining maximum possible efficiency the implementation of a low dropout regulator (LDO) is strongly advised.

The final converter circuit is shown in Figure 45. The measured V_{OUT} and efficiency characteristics for the regulated and unregulated outputs are shown in Figure 1 to Figure 28.

9.2.2.1 SN6501 Drive Capability

The SN6501 transformer driver is designed for low-power push-pull converters with input and output voltages in the range of 3 V to 5.5 V. While converter designs with higher output voltages are possible, care must be taken that higher turns ratios don't lead to primary currents that exceed the SN6501 specified current limits.

9.2.2.2 LDO Selection

The minimum requirements for a suitable low dropout regulator are:

- Its current drive capability should slightly exceed the specified load current of the application to prevent the LDO from dropping out of regulation. Therefore for a load current of 100 mA, choose a 100 mA to 150 mA LDO. While regulators with higher drive capabilities are acceptable, they also usually possess higher dropout voltages that will reduce overall converter efficiency.
- The internal dropout voltage, V_{DO}, at the specified load current should be as low as possible to maintain efficiency. For a low-cost 150 mA LDO, a V_{DO} of 150 mV at 100 mA is common. Be aware however, that this lower value is usually specified at room temperature and can increase by a factor of 2 over temperature, which in turn will raise the required minimum input voltage.
- The required minimum input voltage preventing the regulator from dropping out of line regulation is given with:
 V_{I-min} = V_{DO-max} + V_{O-max}
 (1)

TEXAS INSTRUMENTS

www.ti.com

This means in order to determine V_I for worst-case condition, the user must take the maximum values for V_{DO} and V_O specified in the LDO data sheet for rated output current (i.e., 100 mA) and add them together. Also specify that the output voltage of the push-pull rectifier at the specified load current is equal or higher than V_{I-min} . If it is not, the LDO will lose line-regulation and any variations at the input will pass straight through to the output. Hence below V_{I-min} the output voltage will follow the input and the regulator behaves like a simple conductor.

• The maximum regulator input voltage must be higher than the rectifier output under no-load. Under this condition there is no secondary current reflected back to the primary, thus making the voltage drop across R_{DS-on} negligible and allowing the entire converter input voltage to drop across the primary. At this point the secondary reaches its maximum voltage of

$$V_{\text{S-max}} = V_{\text{IN-max}} \times n$$

(2)

with V_{IN-max} as the maximum converter input voltage and n as the transformer turns ratio. Thus to prevent the LDO from damage the maximum regulator input voltage must be higher than V_{S-max} . Table 2 lists the maximum secondary voltages for various turns ratios commonly applied in push-pull converters with 100 mA output drive.

| | LDO | | | |
|---|-------------------------|-------------|------------------------|------------------------|
| CONFIGURATION | V _{IN-max} [V] | TURNS-RATIO | V _{S-max} [V] | V _{I-max} [V] |
| 3.3 V_{IN} to 3.3 V_{OUT} | 3.6 | 1.5 ± 3% | 5.6 | 6 to 10 |
| 3.3 V_{IN} to 5 V_{OUT} | 3.6 | 2.2 ± 3% | 8.2 | 10 |
| 5 V _{IN} to 5 V _{OUT} | 5.5 | 1.5 ± 3% | 8.5 | 10 |

Table 2. Required Maximum LDO Input Voltages for Various Push-Pull Configurations

9.2.2.3 Diode Selection

A rectifier diode should always possess low-forward voltage to provide as much voltage to the converter output as possible. When used in high-frequency switching applications, such as the SN6501 however, the diode must also possess a short recovery time. Schottky diodes meet both requirements and are therefore strongly recommended in push-pull converter designs. A good choice for low-volt applications and ambient temperatures of up to 85°C is the low-cost Schottky rectifier MBR0520L with a typical forward voltage of 275 mV at 100-mA forward current. For higher output voltages such as ± 10 V and above use the MBR0530 which provides a higher DC blocking voltage of 30 V.

Lab measurements have shown that at temperatures higher than 100°C the leakage currents of the above Schottky diodes increase significantly. This can cause thermal runaway leading to the collapse of the rectifier output voltage. Therefore, for ambient temperatures higher than 85°C use low-leakage Schottky diodes, such as RB168M-40.




Figure 42. Diode Forward Characteristics for MBR0520L (Left) and MBR0530 (Right)



9.2.2.4 Capacitor Selection

The capacitors in the converter circuit in Figure 45 are multi-layer ceramic chip (MLCC) capacitors.

As with all high speed CMOS ICs, the SN6501 requires a bypass capacitor in the range of 10 nF to 100 nF.

The input bulk capacitor at the center-tap of the primary supports large currents into the primary during the fast switching transients. For minimum ripple make this capacitor 1 μ F to 10 μ F. In a 2-layer PCB design with a dedicated ground plane, place this capacitor close to the primary center-tap to minimize trace inductance. In a 4-layer board design with low-inductance reference planes for ground and V_{IN}, the capacitor can be placed at the supply entrance of the board. To ensure low-inductance paths use two vias in parallel for each connection to a reference plane or to the primary center-tap.

The bulk capacitor at the rectifier output smoothes the output voltage. Make this capacitor 1 µF to 10 µF.

The small capacitor at the regulator input is not necessarily required. However, good analog design practice suggests, using a small value of 47 nF to 100 nF improves the regulator's transient response and noise rejection.

The LDO output capacitor buffers the regulated output for the subsequent isolator and transceiver circuitry. The choice of output capacitor depends on the LDO stability requirements specified in the data sheet. However, in most cases, a low-ESR ceramic capacitor in the range of 4.7 μ F to 10 μ F will satisfy these requirements.

9.2.2.5 Transformer Selection

9.2.2.5.1 V-t Product Calculation

To prevent a transformer from saturation its V-t product must be greater than the maximum V-t product applied by the SN6501. The maximum voltage delivered by the SN6501 is the nominal converter input plus 10%. The maximum time this voltage is applied to the primary is half the period of the lowest frequency at the specified input voltage. Therefore, the transformer's minimum V-t product is determined through:

$$Vt_{min} \ge V_{IN-max} \times \frac{T_{max}}{2} = \frac{V_{IN-max}}{2 \times f_{min}}$$
(3)

Inserting the numeric values from the data sheet into the equation above yields the minimum V-t products of

$$Vt_{min} \ge \frac{3.6 \text{ V}}{2 \times 250 \text{ kHz}} = 7.2 \text{ V}\mu \text{s}$$
 for 3.3 V, and

$$Vt_{min} \ge \frac{5.5 V}{2 \times 300 \text{ kHz}} = 9.1 \text{ V}\mu \text{s}$$
 for 5 V applications. (4)

Common V-t values for low-power center-tapped transformers range from 22 V μ s to 150 V μ s with typical footprints of 10 mm x 12 mm. However, transformers specifically designed for PCMCIA applications provide as little as 11 V μ s and come with a significantly reduced footprint of 6 mm x 6 mm only.

While Vt-wise all of these transformers can be driven by the SN6501, other important factors such as isolation voltage, transformer wattage, and turns ratio must be considered before making the final decision.

9.2.2.5.2 Turns Ratio Estimate

Assume the rectifier diodes and linear regulator has been selected. Also, it has been determined that the transformer choosen must have a V-t product of at least 11 Vµs. However, before searching the manufacturer websites for a suitable transformer, the user still needs to know its minimum turns ratio that allows the push-pull converter to operate flawlessly over the specified current and temperature range. This minimum transformation ratio is expressed through the ratio of minimum secondary to minimum primary voltage multiplied by a correction factor that takes the transformer's typical efficiency of 97% into account:

 V_{S-min} must be large enough to allow for a maximum voltage drop, V_{F-max} , across the rectifier diode and still provide sufficient input voltage for the regulator to remain in regulation. From the LDO SELECTION section, this minimum input voltage is known and by adding V_{F-max} gives the minimum secondary voltage with:

$$V_{S-min} = V_{F-max} + V_{DO-max} + V_{O-max}$$

(5)

(6)

SN6501-Q1

SLLSEF3A - JUNE 2013-REVISED SEPTEMBER 2014

Copyright © 2013–2014, Texas Instruments Incorporated






Figure 43. Establishing the Required Minimum Turns Ratio Through N_{min} = 1.031 × V_{S-min} / V_{P-min}

Then calculating the available minimum primary voltage, V_{P-min}, involves subtracting the maximum possible drainsource voltage of the SN6501, V_{DS-max}, from the minimum converter input voltage V_{IN-min}:

$$V_{P-\min} = V_{IN-\min} - V_{DS-\max}$$
⁽⁷⁾

 V_{DS-max} however, is the product of the maximum $R_{DS(on)}$ and I_D values for a given supply specified in the SN6501 data sheet:

$$V_{\text{DS-max}} = R_{\text{DS-max}} \times I_{\text{Dmax}}$$
(8)

Then inserting Equation 8 into Equation 7 yields:

$$V_{P-min} = V_{IN-min} - R_{DS-max} \times I_{Dmax}$$
(9)

and inserting Equation 9 and Equation 6 into Equation 5 provides the minimum turns ration with:

$$n_{min} = 1.031 \times \frac{V_{F-max} + V_{DO-max} + V_{O-max}}{V_{IN-min} - R_{DS-max} \times I_{D-max}}$$
(10)

Example:

For a 3.3 V_{IN} to 5 V_{OUT} converter using the rectifier diode MBR0520L and the 5 V LDO TPS76350, the data sheet values taken for a load current of 100 mA and a maximum temperature of 85°C are V_{F-max} = 0.2 V, V_{DO-max} = 0.2 V, and V_{O-max} = 5.175 V.

Then assuming that the converter input voltage is taken from a 3.3 V controller supply with a maximum $\pm 2\%$ accuracy makes V_{IN-min} = 3.234 V. Finally the maximum values for drain-source resistance and drain current at 3.3 V are taken from the SN6501 data sheet with R_{DS-max} = 3 Ω and I_{D-max} = 150 mA.

Inserting the values above into Equation 10 yields a minimum turns ratio of:

$$n_{min} = 1.031 \times \frac{0.2V + 0.2V + 5.175 V}{3.234 V - 3 \Omega \times 150 mA} = 2$$
(11)

Most commercially available transformers for 3-to-5 V push-pull converters offer turns ratios between 2.0 and 2.3 with a common tolerance of \pm 3%.

9.2.2.5.3 Recommended Transformers

Depending on the application, use the minimum configuration in Figure 44 or standard configuration in Figure 45.

SN6501-Q1 4 GND D2 2 5 GND D1 1µF MBR0520L TP1 Vout 1µF MBR0520L TP1 Vout MBR0520L TP1 Vout MBR0520L MBR0520L

Figure 44. Unregulated Output for Low-Current Loads With Wide Supply Range




Figure 45. Regulated Output for Stable Supplies and High Current Loads

The Wurth Electronics Midcom isolation transformers in Table 3 are optimized designs for the SN6501, providing high efficiency and small form factor at low-cost.

The 1:1.1 and 1:1.7 turns-ratios are designed for logic applications with wide supply rails and low load currents. These applications operate without LDO, thus achieving further cost-reduction.

SN6501-Q1 SLLSEF3A-JUNE 2013-REVISED SEPTEMBER 2014

| Turns Ratio | V x T (Vµs) | Isolation (V _{RMS}) | Dimensions (mm) | Application | LDO | Figures | Order No. | Manufacturer | |
|----------------|----------------|----------------------------------|---------------------|---|---|--|------------------------|--------------|---|
| 1:1.1 ±2% | 7 | | | $3.3~\text{V} \rightarrow 3.3~\text{V}$ | | Figure 1 Figure 2 | 760390011 | | |
| 1:1.1 ±2% | | | | $5 \text{ V} \rightarrow 5 \text{ V}$ | No | Figure 3 Figure 4 | 760390012 | Wurth | |
| 1:1.7 ±2% | | | | $3.3 \text{ V} \rightarrow 5 \text{ V}$ | | Figure 5 Figure 6 | 760390013 | | |
| 1:1.3 ±2% | 11 | 2500 | 6.73 x 10.05 x 4.19 | $\begin{array}{c} 3.3 \ V \rightarrow 3.3 \ V \\ 5 \ V \rightarrow 5 \ V \end{array}$ | | Figure 7 Figure 8 Figure 9 Figure 10 | 760390014 | | |
| 1:2.1 ±2% | | | | $3.3 \text{ V} \rightarrow 5 \text{ V}$ | Yes | Figure 11 Figure 12 | 760390015 | | |
| 1.23:1 ±2% | | | | $5 \text{ V} \rightarrow 3.3 \text{ V}$ | | Figure 13 Figure 14 | 750313710 | | |
| 1:1.1 ±2% | | | | $3.3 \text{ V} \rightarrow 3.3 \text{ V}$ | No | Figure 15 Figure 16 | 750313734 | Midcom | |
| 1:1.1 ±2% | | | | $5 \text{ V} \rightarrow 5 \text{ V}$ | | Figure 17 Figure 18 | 750313734 | | |
| 1:1.7 ±2% | | 5000 | | | $3.3 \text{ V} \rightarrow 5 \text{ V}$ | | Figure 19 Figure 20 | 750313769 |] |
| 1:1.3 ±2% | 11 | | 9.14 x 12.7 x 7.37 | $\begin{array}{c} 3.3 \ V \rightarrow 3.3 \ V \\ 5 \ V \rightarrow 5 \ V \end{array}$ | | Figure 21 Figure 22 Figure 23 Figure 24 | 750313638 | | |
| 1:2.1 ±2% | | | | $3.3 \text{ V} \rightarrow 5 \text{ V}$ | Yes | Figure 25 Figure 26 | 750313626 | | |
| 1.3:1 ±2% | | | | $5 \text{ V} \rightarrow 3.3 \text{ V}$ | | Figure 27 Figure 28 | 750313638 | | |

Table 3. Recommended Isolation Transformers Optimized for SN6501

www.ti.com



9.2.3 Application Curve

See Table 3 for application curves.

9.2.4 Higher Output Voltage Designs

The SN6501 can drive push-pull converters that provide high output voltages of up to 30 V, or bipolar outputs of up to ±15 V. Using commercially available center-tapped transformers, with their rather low turns ratios of 0.8 to 5, requires different rectifier topologies to achieve high output voltages. Figure 46 to Figure 49 show some of these topologies together with their respective open-circuit output voltages.







Figure 46. Bridge Rectifier With Center-Tapped Secondary Enables Bipolar Outputs









9.2.5 Application Circuits

The following application circuits are shown for a 3.3 V input supply commonly taken from the local, regulated micro-controller supply. For 5 V input voltages requiring different turn ratios refer to the transformer manufacturers and their websites listed in Table 4.

| Coilcraft Inc. | http://www.coilcraft.com |
|------------------------------|--------------------------------|
| Halo-Electronics Inc. | http://www.haloelectronics.com |
| Murata Power Solutions | http://www.murata-ps.com |
| Wurth Electronics Midcom Inc | http://www.midcom-inc.com |






Figure 49. Half-Wave Rectifier Without Centered Ground and Center-Tapped Secondary Performs Voltage Doubling Twice, Hence Quadrupling V_{IN}



Certain components might not possess AEC-Q100 Q1 qualification. For more detailed information on qualified components for automotive applications please refer to the automotive web page: http://www.ti.com/lsds/ti/apps/automotive/applications.page.




Figure 50. Isolated RS-485 Interface








Figure 51. Isolated Can Interface







⊥ 0.1µF HV Supply bus 1:2.1 MBR0520L 2 5Viso 10V..34V 0V Vcc 0.1µF D2 OUT 3.3µF LP2985-50 SN6501 10µF 0.1µF GND BP 15 Vcc GND D1 REO IPC 10nF 10µF MBR0520L 4,5 IP RE1 8 RE2 IP2 10 v.k RE3 IP3 12 0.1µF 0.1µF SN65HVS885 RE4 IP4 z/K 17 łł 18 łł RE5 IP5 Ľ 0.1µF 19 20 *** RE6 IP6 16 1 -11-21 L RE7 IP7 Vcc1 Vcc2 27 SIP DB0 EN1 EN; DVcc i 26 14 OUT, LD P3.0 INA DB1 ISO7242 14 13 25 XOUT MSP430 UCB0CLK OUTE CLK RLIM INB

12

11

INc

IND

9,15

GND2

23

16

SOP

HOT

GND

28

14

24

≤44.8k

NC

ĈĒ



OUTc

OUTD

GND1

2,8

13

12

Ť

P3.1

F2132 UCB0SOM

DVss




Figure 54. Isolated SPI Interface for an Analog Input Module With 16 Inputs


6

Π

XIN

VIN 3.3V










Figure 56. Isolated 4-20 mA Current Loop



10 Power Supply Recommendations


The device is designed to operate from an input voltage supply range between 3.3 V and 5 V nominal. This input supply must be regulated within $\pm 10\%$. If the input supply is located more than a few inches from the SN6501 a 0.1µF by-pass capacitor should be connected as possible to the device V_{CC} pin, and a 10 µF capacitor should be connected close to the transformer center-tap pin.


11 Layout

11.1 Layout Guidelines

- The V_{IN} pin must be buffered to ground with a low-ESR ceramic bypass-capacitor. The recommended capacitor value can range from 1 μF to 10 μF. The capacitor must have a voltage rating of 10 V minimum and a X5R or X7R dielectric.
- The optimum placement is closest to the V_{IN} and GND pins at the board entrance to minimize the loop area formed by the bypass-capacitor connection, the V_{IN} terminal, and the GND pin. See Figure 57 for a PCB layout example.
- The connections between the device D1 and D2 pins and the transformer primary endings, and the connection of the device V_{CC} pin and the transformer center-tap must be as close as possible for minimum trace inductance.
- The connection of the device V_{CC} pin and the transformer center-tap must be buffered to ground with a low-ESR ceramic bypass-capacitor. The recommended capacitor value can range from 1µF to 10 µF. The capacitor must have a voltage rating of 16 V minimum and a X5R or X7R dielectric.
- The device GND pins must be tied to the PCB ground plane using two vias for minimum inductance.
- The ground connections of the capacitors and the ground plane should use two vias for minimum inductance.
- The rectifier diodes should be Schottky diodes with low forward voltage in the 10 mA to 100 mA current range to maximize efficiency.
- The V_{OUT} pin must be buffered to ISO-Ground with a low-ESR ceramic bypass-capacitor. The recommended capacitor value can range from 1μF to 10 μF. The capacitor must have a voltage rating of 16 V minimum and a X5R or X7R dielectric.

11.2 Layout Example







12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Trademarks

All trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



23-Sep-2014

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|----------------------------|------------------|--------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| SN6501QDBVRQ1 | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | SBRQ | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

23-Sep-2014

OTHER QUALIFIED VERSIONS OF SN6501-Q1 :

Catalog: SN6501

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| All dimensions are nominal | | | | | | | | | | | | |
|----------------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| SN6501QDBVRQ1 | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

22-Sep-2014




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN6501QDBVRQ1 | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |

DBV 5

GENERIC PACKAGE VIEW

SOT-23 - 1.45 mm max height SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.



EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Board assembly site may have different recommendations for stencil design.



^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.



EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Board assembly site may have different recommendations for stencil design.



^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated