



# LOW PIN COUNT SYNCHRONOUS BUCK CONTROLLER

Check for Samples: TPS40190

### **FEATURES**

- Input Operating Voltage Range: 4.5 V to 15 V
- Reference 0.591 V ±1%
- Voltage Mode Control
- Internal 5-V Regulator For Internal Housekeeping, Driver Power and Light External Loads
- Selectable Short-Circuit Protection Thresholds
- Pre-Bias Ouput Safe
- Fixed Switching Frequency of 300 kHz
- Internal Soft-Start
- Small 3 mm × 3 mm, 10-Pin SON Package
- Bootstrapped Drivers for N-Channel MOSFET
- Adaptive Anti-Cross Conduction
- Internal Bootstrap Diode
- 1.2-A Drivers for Decreased Switching Loss

### **APPLICATIONS**

- Cable modem CPE
- Digital Set Top Box
- Graphics/Audio Cards
- Entry-level and Mid-Range Servers


### DESCRIPTION

The TPS40190 is a cost-optimized synchronous buck controller that operates from 4.5 V to 15 V nominally, and implements a fixed frequency voltage mode power supply. The controller uses an adaptive anticross conduction scheme to prevent both the high-side and the rectifier MOSFET to be turned on at the same time, preventing shoot through current in the two MOSFETs.

The controller also provides a short circuit protection threshold that is user selectable between one of three values. The protection level is set with a single external resistor connected from COMP to GND. During start-up, the impedance connected to COMP is sensed, and the information is decoded to select one of the three thresholds. When the controller senses an output short circuit, both MOSFETs are turned off and a timeout period is observed before attempting to restart. This provides limited power dissipation in the event of a sustained fault.

The TPS40190 provides strong drivers to minimize switching losses in the power stage, reducing heat build up in the MOSFETs and allowing larger MOSFETs to be used without undue switching time penalty.

# SIMPLIFIED APPLICATION DIAGRAM





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE	PART NUMBER (1)		
4000 to 0500	Diagtic DDC (CON)	TPS40190DRCR		
-40°C to 85°C	Plastic DRC (SON)	TPS40190DRCT		

(1) The TPS40190 is available taped and reeled only. Use large reel device type R to order quantities of 3000 units per reel. Use small reel device type T to order quantities of 250 per reel.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

			TPS40190	UNIT
		VDD	-0.3 to 16.5	
		SW	-5 to 22	V
	Input voltage range	BOOT-SW, HDRV-SW (differential from BOOT or HDRV to SW)	-0.3 to 6	v
		COMP	-0.3 to 3	
		FB, BP5, LDRV, ENABLE	-0.3 to 6	
$T_{J}$	Operating junction temp	-40 to 125	°C	
T <sub>stg</sub>	Storage temperature	-55 to 150	C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **DISSIPATION RATINGS**

PACKAGE	R <sub>θJA</sub> High-K Board <sup>(1)</sup> (°C/W)	R <sub>θJC</sub> <sup>(2)</sup> (°C/W)		
DRC	47.9	14.1		

<sup>(1)</sup> The JEDEC High-K (2s2p) board design used to derive this data was a 3-inch x 3-inch (7.5-cm x 7.5-cm), multilayer board with one-ounce internal power and ground planes and two-ounce copper traces on top and bottom of the board.

#### RECOMMENDED OPERATING CONDITIONS

		MIN	NOM MAX	UNIT
$V_{DD}$	Input voltage	4.5	15	V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

<sup>(2)</sup> The junction-to-case impedance is measured from the die to the thermal pad on the device package.



### **ELECTRICAL CHARACTERISTICS**

 $T_A = -40$ °C to 85°C,  $V_{VDD} = 12 V_{dc}$ ,  $T_A = T_J$ , all parameters at zero power dissipation (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REFEREN	ICE		•			
.,	For all and configurations	0°C ≤ T <sub>J</sub> ≤ 85°C	585	591	597	
$V_{FB}$	Feedback voltage range	-40°C ≤ T <sub>J</sub> ≤ 85°C	582	591	597	mV
INPUT SU	IPPLY	'	I.			
$V_{VDD}$	Input voltage range		4.5		15.0	V
	0	V <sub>ENABLE</sub> = 2.5 V, Outputs switching			2.5	mA
$I_{VDD}$	Operating current	V <sub>ENABLE</sub> = 0.6 V			20	μA
ON BOAR	D REGULATOR	'	I.			
V <sub>5VBP</sub>	Output voltage	$V_{VDD} > 6 \text{ V}, I_{5VBP} \le 10 \text{ mA}$	5.1	5.3	5.5	V
$V_{DO}$	Regulator dropout voltage	$V_{VDD} - V_{BP5}$ , $V_{VDD} = 5 \text{ V}$ , $I_{BP5} \le 25 \text{ mA}$		270	400	mV
I <sub>SC</sub>	Regulator current limit threshold		40			mA
I <sub>BP5</sub>	Average current <sup>(1)</sup>				40	
OSCILLA	TOR					
f <sub>SW</sub>	Switching frequency		240	300	360	kHz
V <sub>RMP</sub>	Ramp amplitude <sup>(2)</sup>			0.75		
V <sub>VALLEY</sub>	Valley voltage <sup>(2)</sup>			0.5		V
PWM						
D <sub>MAX</sub>	Maximum duty cycle <sup>(2)</sup>		85%			
t <sub>ON(min)</sub>	Minimum controlled pulse <sup>(2)</sup>				130	
		HDRV off to LDRV on		50		ns
t <sub>DEAD</sub>	Output driver dead time	LDRV off to HDRV on		25		ı
SOFT-ST	ART		· ·			
t <sub>SS</sub>	Soft-start time		3.0	4.7	7.0	
t <sub>SSDLY</sub>	Soft-start delay time (3)			6		ms
t <sub>REG</sub>	Time to regulation			10.5		ı
	MPLIFIER	'	I.			
GBWP	Gain bandwidth product <sup>(2)</sup>		5			MHz
A <sub>OL</sub>	DC gain <sup>(2)</sup>		60			dB
I <sub>IB</sub>	Input bias current (current out of FB pin)		100		0	nA
I <sub>EAOP</sub>	Output source current	V <sub>FB</sub> = 0 V	1			
I <sub>EAOM</sub>	Output sink current	V <sub>FB</sub> = 2 V	1			mA
	IRCUIT PROTECTION	<u> </u>	· ·			
t <sub>PSS(min)</sub>	Minimum pulse during short circuit <sup>(2)</sup>				250	
t <sub>BLNK</sub>	Blanking time <sup>(2)</sup>		100	140	180	ns
t <sub>OFF</sub>	Off-time between restart attempts		25	95		ms
		R <sub>COMP(GND)</sub> = OPEN, T <sub>J</sub> = 25°C	256	320	384	
$V_{ILIM}$	Short circuit comparator threshold voltage	$R_{COMP(GND)} = 4 \text{ k}\Omega, T_J = 25^{\circ}\text{C}$	128	160	192	mV
		$R_{COMP(GND)} = 12 \text{ k}\Omega, T_J = 25^{\circ}\text{C}$	368	460	552	ı

<sup>(1) 40</sup> mA is the current available for MOSFET gate drive, the device itself and any external loads. The sum of these must not exceed 40 mA.

<sup>(2)</sup> Specified by design. Not production tested.

<sup>(3)</sup> The delay time is the time delay from application of power to the device or from assertion of ENABLE until the output begins to rise.



# **ELECTRICAL CHARACTERISTICS (continued)**

 $T_A = -40$ °C to 85°C,  $V_{VDD} = 12 V_{dc}$ ,  $T_A = T_J$ , all parameters at zero power dissipation (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT D	RIVERS		•			
R <sub>HDHI</sub>	High-side driver pull-up resistance	$V_{BOOT}$ - $V_{SW}$ = 4.5 V, $I_{HDRV}$ = -100 mA		3	6	
R <sub>HDLO</sub>	High-side driver pull-down resistance	$V_{BOOT}$ - $V_{SW}$ = 4.5 V, $I_{HDRV}$ = 100 mA		1.5	3.0	^
R <sub>LDHI</sub>	Low-side driver pull-up resistance	I <sub>LDRV</sub> = -100 mA		2.5	5.0	Ω
R <sub>LDLO</sub>	Low-side driver pull-down resistance	I <sub>LDRV</sub> = 100 mA		0.80	1.50	
t <sub>HRISE</sub>	High-side driver rise time (4)			15	35	
t <sub>HFALL</sub>	High-side driver fall time <sup>(4)</sup>	0 4.5		10	25	
t <sub>LRISE</sub>	Low-side driver rise time <sup>(4)</sup>	C <sub>LOAD</sub> = 1 nF		15	35	ns
t <sub>LFALL</sub>	Low-side driver fall time <sup>(4)</sup>			10	25	
UVLO					•	
V <sub>UVLO</sub>	Turn-on voltage		4.10	4.25	4.40	V
UVLO <sub>HYST</sub>	Hysteresis		270	320	370	mV
SHUTDOW	N				•	
V <sub>IH</sub>	High-level input voltage, ENABLE				2.8	
$V_{IL}$	Low-level input votlage, ENABLE		0.6			V
BOOT DIO	DE		•			
$V_{DFWD}$	Bootstrap diode forward voltage	I <sub>BOOT</sub> = 5 mA	0.6	0.8	1.2	V

<sup>(4)</sup> Specified by design. Not production tested.




# **DEVICE INFORMATION**

# **TERMINAL FUNCTIONS**

TERMINAL		1/0	DECORIDEION							
NAME	NO.	I/O	ESCRIPTION							
BOOT	8	_	Power supply for the flying high-side driver							
BP5	6	0	Output bypass for the internal regulator. Connect 4.7-µF capacitor from this pin to GND. Low power, low noise loads may be connected here if desired. The sum of the external load and the gate drive requirements must not exceed 40 mA. The regulator is turned off when the ENABLE pin is pulled low.							
COMP	3	0	Output of the error amplifier. Connecting a resistance from COMP to GND sets the output short circuit detection threshold. See applications information for details.							
ENABLE	1	I	Logic level input that starts or stops the controller from an external user command. A high level turns the controller on. This pin has a high-impedance internal pull-up integrated into the device. Because this pin is high impedance, a 10-nF capacitor to ground or an external pull-up resistor (100 k $\Omega$ ) to VDD is recommended to avoid noise coupling to this pin.							
FB	2	_	Inverting input to the error amplifier							
GND	5	1	Common connection for the controller							
HDRV	10	0	Bootstrapped output for driving the gate of the high side N channel FET.							
LDRV	7	0	Output to the rectifier FET gate							
SW	9	I	Sense line for the adaptive anti cross conduction circuitry. Serves as common connection for the flying high side FET driver							
VDD	4	I	Power input to the controller							

# DRC PACKAGE (TOP VIEW)






#### APPLICATION INFORMATION

### Introduction

The TPS40190 is a cost optimized controller providing all the necessary features to construct a high-performance DC-DC converter while keeping costs to a minimum. Support for pre-biased outputs eliminates concerns about damaging sensitive loads during startup. Strong gate drivers for the high side and rectifier N-channel MOSFETs decrease switching losses for increased efficiency. Adaptive gate drive timing minimizes body diode conduction in the rectifier MOSFET, also increasing efficiency. Selectable short circuit protection thresholds and hiccup recovery from a short-circuit increase design flexibility and minimize power dissipation in the event of a prolonged output fault. A dedicated enable pin (ENABLE) allows the converter to be placed in a very low quiescent current shutdown mode.



Internally fixed switching frequency and soft-start time reduce external component count, simplifying design and layout, as well as reducing footprint and cost. The 3 mm  $\times$  3 mm package size also contributes to a reduced overall converter footprint.

### **Internally Fixed Parameters**


The TPS40190 has a fixed internal switching frequency of 300 kHz. Soft-start time is fixed at 4.7 ms typical and the UVLO level is set between 4.1 V and 4.4 V.



### **Output Short Circuit Protection**

The short circuit detection in the TPS40190 is done by sensing the voltage drop across the high side FET when it is on. If the voltage drop across this FET exceeds the selected threshold in any given switching cycle, a counter counts up one count and the FET is turned off early. If the voltage drop across that FET does not exceed this threshold, the counter is decremented for that cycle and the FET is allowed to remain on for the normal pulse width commanded by the internal pulse width modulator. If the counter fills up (a count of 7) a fault condition is declared and the drivers turn both FETs off. After a timeout of approximately 95 ms, the controller attempts to restart. If a short circuit is still present at the output, the current ramps quickly up to the short-circuit threshold and another fault condition is declared. The device then waits 95 ms to attempt to restart again.

Typical waveforms during a short circuit event are shown in Figure 1 and Figure 2.






Figure 1. Output Short Circuit Detected (Nominal Threshold 25 A)

Figure 2. Output Fault Hiccup Restart Timing

The TPS40190 provides three selectable short circuit protection thresholds: 160 mV, 320 mV and 460 mV. The particular threshold is selected by connecting a resistor from COMP to GND. Table 1 gives the short circuit thresholds for corresponding resistors from COMP to GND. Note that since the TPS40190 measures the resistance from COMP to GND during a 2-ms window, the compensation network from COMP to FB should have a time constant significantly less than 1 ms or there can be issues detecting the resistance and setting the correct short circuit threshold. This network should have no DC path from COMP to FB.

The short circuit detection threshold in the TPS40190 has some temperature compensation built in to help offset the high-side FET rise in resistance as its temperature rises. A typical FET has a resistance temperature coefficient of about 4500 ppm/°C. The temperature coefficient of the short circuit threshold is approximately 4200 ppm/°C. Figure 3 shows how the short circuit threshold increases with temperature to help compensate for the FET resistance increase. The relative FET resistance change is based on an estimate of a linear 4500 ppm/°C temperature coefficient. The effectiveness of this compensation depends on how tight the thermal coupling between the TPS40190 and the high-side FET is. Better thermal coupling between the TPS40190 and the high-side FET gives better compensation effectiveness.



### **RELATIVE SHORT CIRCUIT THRESHOLD CHANGE**

# **TEMPERATURE** 1.3 FET Resistance 1.2 Relative Change 1.1 1.0 Short Circuit Threshold Voltage 0.9 8.0 0.7 0 25 -50 -25 50 75 100 $\rm T_J$ – Junction Temperature – $^{\circ}\rm C$

**Table 1. Short Circuit Threshold Voltage Selection** 

Figure 3.

	_
Short Circuit Protection Resistance R <sub>COMP</sub> (kΩ)	Nominal Current Limit Voltage V <sub>ILIM</sub> (mV)
10.8 to 13.2	460
OPEN	320
3.6 to 4.4	160

The range of short circuit current thresholds that can be expected is given by Equation 1 and Equation 2.

$$I_{SCP(max)} = \frac{V_{ILIM(max)}}{R_{DS(onMIN)}}$$

$$I_{SCP(min)} = \frac{V_{ILIM(min)}}{R_{DS(onMAX)}}$$
(1)

### where

- I<sub>SCP</sub> is the short circuit current
- V<sub>ILIM</sub> is the short circuit threshold
- R<sub>DS(on)</sub> is the channel resistance of the high-side MOSFET (2)



### **Enable Functionality**

The TPS40190 has a dedicated ENABLE pin. This simplifies user level interface design since no multiplexed functions exist. Another benefit is a true low power shutdown mode of operation. In this state, the BP5 regulator is turned off. When the ENABLE pin is pulled to GND, the TPS40190 consumes a typical 20-μA of current. A functionally equivalent circuit to the enable circuitry on the TPS40190 is shown in Figure 4.




Figure 4. TPS40190 ENABLE Pin Internal Circuitry

If the ENABLE pin is left floating, the chip starts automatically. The pin must be pulled to less than 600 mV to ensure that the TPS40190 is in shutdown mode. Note that the ENABLE pin is relatively high impedance. In some situations, there could be enough noise nearby to cause the ENABLE pin to swing below the 600 mV threshold and give erroneous shutdown commands to the rest of the device. There are two solutions to this problem should it arise.

- 1. Place a capacitor from ENABLE to GND. A side effect of this is to delay the start of the converter while the capacitor charges past the enable threshold
- 2. Place a resistor from VDD to ENABLE. This causes more current to flow in the shutdown mode, but does not delay converter startup. If a resistor is used, the total current into the ENABLE pin should be limited to no more than 500 µA.

The ENABLE pin is self-clamping. The clamp voltage can be as low as 1 V with a 1-k $\Omega$  ground impedance. Due to this self-clamping feature, the pull-up impedance on the ENABLE pin should be selected to limit the sink current to less than 500  $\mu$ A. Driving the ENABLE pin with a low-impedance source voltage can result in damage to the device. Because of the self-clamping feature, it requires care when connecting multiple ENABLE pins together. For enabling multiple TPS4019x devices (TPS40190, TPS40192, TPS40193, TPS40195, TPS40197), see the Application Report SLVA509.



Typical waveforms for startup and shutdown using the ENABLE pin are shown in Figure 5 and Figure 6.




Figure 5. Startup Using ENABLE Pin




Figure 6. Shutdown Using ENABLE Pin

### 5-V Regulator

The TPS40190 has an on board 5-V regulator that allows the part to operate from a single voltage feed. No separate 5-V feed to the part is required. This regulator needs to have 4.7-µF of capacitance on the BP5 pin for stability. A ceramic capacitor is suggested for this purpose.

This regulator can also be used to supply power to nearby circuitry, eliminating the need for a separate LDO in some cases. If this pin is used for external loads, keep in mind that this is the power supply for the internals of the TPS40190. While efforts have been made to reduce sensitivity, any noise induced on this line has an adverse effect on the overall performance of the internal circuitry and shows up as increased pulse jitter, or skewed reference voltage. This regulator is turned off when the ENABLE pin is pulled low.

The amount of power available from this pin varies with the size of the power MOSFETs that the drivers must operate. Larger MOSFETs require more gate drive current and reduces the amount of power available on this pin for other tasks.

The total amount of current required by the gate drive and the external circuitry should not exceed 40 mA. The current required to drive the FET gates can be found from Equation 3.

$$I_{G} = f_{SW} \times \left(Q_{G \text{ (high)}} + Q_{G \text{ (low)}}\right)$$

#### Where

- I<sub>G</sub> is the required gate drive current
- $f_{SW}$  is the switching frequency (300 kHz)
- $Q_{G(high)}$  is the gate charge requirement for the high-side FET at 5 V  $V_{GS}$
- $Q_{G(low)}$  is the gate charge requirement for the low-side FET at 5 V  $V_{GS}$

### Startup Sequence and Timing

The TPS40190 startup sequence is as follows. After input power is applied, the 5-V onboard regulator comes up. Once this regulator comes up, the TPS40190 goes through a period where it samples the impedance at the COMP pin and decides the short circuit protection threshold voltage. This is accomplished by placing 400 mV on the COMP pin for approximately 2 ms. During this time, the current is measured and compared against internal thresholds to select the short circuit protection threshold. After this, the COMP pin is brought low for 4 ms. This ensures that the feedback loop is preconditioned at startup and no sudden output rise occurs at the output of the converter when the converter is allowed to start switching. After these initial 6 milliseconds, the internal soft-start circuitry is engaged and the converter is allowed to start. See Figure 7.

(3)



### **Pre-Bias Outputs**

Some applications require that the converter not sink current during startup if a pre-existing voltage is higher than the output. Since synchronous buck converters inherently sink current some method of overcoming this characteristic must be employed. Applications that require this operation are typically power rails for a multi supply processor or ASIC. The method used in this controller, is to not allow the low side or rectifier FET to turn on until there the output voltage commanded by the start up ramp is higher than the pre-existing output voltage. This is detected by monitoring the internal pulse width modulator (PWM) for its first output pulse. Since this controller uses a closed loop startup, the first output pulse from the PWM does not occur until the output voltage is commanded to be higher than the pre-existing voltage. This effectively limits the controller to sourcing current only during the startup sequence.

If the pre-existing voltage is higher than the intended regulation point for the output of the converter, the converter starts and sinks current when the soft-start time has completed. A typical pre-biased startup is shown in Figure 8.




Figure 7. TPS40190 Startup Timing




Figure 8. Prebiased Startup Timing

### **Typical Applications**

Some typical applications.






Figure 9. 12-V to 5-V at 10 A




Figure 10. 12-V to 1.2-V at 20 A







Figure 11. PMP1285, 12-V to 1.5-V, at 3.7 A



# **Typical Characteristics**









Figure 13.








# **Typical Characteristics (continued)**




#### Figure 16.

# **ENABLE THRESHOLD ON TEMPERATURE** 2.5 $V_{VDD} = 12 V$ 2.0 V<sub>IH</sub> – Enable Threshold On – V 1.5 1.0 0.5 0 \_50 -25 0 25 50 75 100 125 $T_J$ – Junction Temperature – $^{\circ}$ C

Figure 18.





V<sub>IL</sub> – Enable Threshold Off – V


0

-50

-25



# **Typical Characteristics (continued)**



 $T_J$  – Junction Temperature – °C Figure 20.


50

75

100


125


25



**ENABLE THRESHOLD OFF** 


TOTAL STARTUP TIME









# **Typical Characteristics (continued)**




### Figure 24.



# **CURRENT LIMIT THRESHOLD**




# **CURRENT LIMIT THRESHOLD**






# **Typical Characteristics (continued)**


# CURRENT LIMIT THRESHOLD




### **CURRENT LIMIT THRESHOLD**



# **CURRENT LIMIT THRESHOLD**



# UNDERVOLTAGE LOCKOUT TURN ON VOLTAGE





# **REVISION HISTORY**

CI	Changes from Revision B (August 2007) to Revision C			
•	Added a new paragraph to the end of the Enable Functionality section	9		





30-Sep-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS40190DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	0190	Samples
TPS40190DRCRG4	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	0190	Samples
TPS40190DRCT	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	0190	Samples
TPS40190DRCTG4	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	0190	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

30-Sep-2014

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2015

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS40190DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS40190DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 3-Aug-2015



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS40190DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS40190DRCT	VSON	DRC	10	250	210.0	185.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204102-3/M





PLASTIC SMALL OUTLINE - NO LEAD



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.