

# TMP100-Q1 and TMP101-Q1 Temperature Sensor With I<sup>2</sup>C and SMBus Interface with Alert Function in SOT-23 Package

## 1 Features

- AEC-Q100 Qualified with the Following Results:
  - Temperature Grade 1: -55°C to +125°C Operating Temperature Range
  - HBM ESD Component Classification Level 2
  - CDM ESD Component Classification Level C5
- Digital Output: SMBus™, Two-Wire, and I<sup>2</sup>C Interface Compatibility
- Resolution: 9 to 12 Bits, User-Selectable
- Accuracy:
  - ±1°C (Typical) from -55°C to 125°C
  - ±2°C (Maximum) from -55°C to 125°C
- Low Quiescent Current: 45-µA, 0.1-µA Standby
- Wide Supply Range: 2.7 V to 5.5 V
- TMP100-Q1 Features Two Address Pins
- TMP101-Q1 Features One Address Pin and an ALERT Pin
- 6-Pin SOT-23 Package

## 2 Applications

- Power-Supply Temperature Monitoring
- Battery Management
- Thermostat Controls
- Automotive:
  - Head Unit
  - Cluster
  - Body Electronics
  - Lighting

## 3 Description

The TMP100-Q1 and TMP101-Q1 devices are digital temperature sensors ideal for negative temperature coefficient (NTC) and positive temperature coefficient (PTC) thermistor replacement. The devices offer a typical accuracy of ±1°C without requiring calibration or external component signal conditioning. Device temperature sensors are highly linear and do not require complex calculations or look-up tables to derive the temperature. The on-chip, 12-bit ADC offers resolutions down to 0.0625°C. The devices are available in 6-Pin SOT-23 packages.

The TMP100-Q1 and TMP101-Q1 devices feature SMBus, Two-Wire, and I<sup>2</sup>C interface compatibility. The TMP100-Q1 device allows up to eight devices on one bus. The TMP101-Q1 device offers an SMBus Alert function with up to three devices per bus.

The TMP100-Q1 and TMP101-Q1 devices are ideal for extended temperature measurement in a variety of communication, computer, consumer, environmental, industrial, and instrumentation applications.



The TMP100-Q1 and TMP101-Q1 devices are specified for operation over a temperature range of -55°C to 125°C.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TMP100-Q1	SOT-23 (6)	2.90 mm × 1.60 mm
TMP101-Q1	SOT-23 (6)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## 4 Simplified Schematics



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	8.4 Device Functional Modes.....	<b>14</b>
<b>2 Applications</b> .....	<b>1</b>	8.5 Programming.....	<b>15</b>
<b>3 Description</b> .....	<b>1</b>	<b>9 Application and Implementation</b> .....	<b>19</b>
<b>4 Simplified Schematics</b> .....	<b>1</b>	9.1 Application Information.....	<b>19</b>
<b>5 Revision History</b> .....	<b>2</b>	9.2 Typical Application .....	<b>19</b>
<b>6 Pin Configuration and Functions</b> .....	<b>3</b>	<b>10 Power Supply Recommendations</b> .....	<b>21</b>
<b>7 Specifications</b> .....	<b>4</b>	<b>11 Layout</b> .....	<b>21</b>
7.1 Absolute Maximum Ratings .....	<b>4</b>	11.1 Layout Guidelines .....	<b>21</b>
7.2 ESD Ratings .....	<b>4</b>	11.2 Layout Examples.....	<b>21</b>
7.3 Recommended Operating Conditions.....	<b>4</b>	<b>12 Device and Documentation Support</b> .....	<b>23</b>
7.4 Thermal Information .....	<b>4</b>	12.1 Related Links .....	<b>23</b>
7.5 Electrical Characteristics.....	<b>5</b>	12.2 Receiving Notification of Documentation Updates	<b>23</b>
7.6 Timing Requirements.....	<b>6</b>	12.3 Community Resources.....	<b>23</b>
7.7 Typical Characteristics.....	<b>7</b>	12.4 Trademarks .....	<b>23</b>
<b>8 Detailed Description</b> .....	<b>8</b>	12.5 Electrostatic Discharge Caution.....	<b>23</b>
8.1 Overview .....	<b>8</b>	12.6 Glossary .....	<b>23</b>
8.2 Functional Block Diagram .....	<b>8</b>	<b>13 Mechanical, Packaging, and Orderable</b>	
8.3 Feature Description.....	<b>9</b>	<b>Information</b> .....	<b>24</b>

## 5 Revision History


### Changes from Original (September 2011) to Revision A

**Page**


- Added the *Device Information* table, *Pin Configuration and Functions* section, *Handling Ratings* table, *Timing Requirements* table, *Switching Characteristics* table, *Feature Description* section, *Device Functional Modes* section, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section..... **1**

## 6 Pin Configuration and Functions

**DBV Package  
6-Pin SOT-23  
Top View**



**DBV Package  
6-Pin SOT-23  
Top View**



### Pin Functions

NAME	PIN NO.		I/O	DESCRIPTION
	TMP100-Q1	TMP101-Q1		
ADD0	5	5	I	Address select. Connect to GND, V+, or leave floating.
ADD1	3	—	I	Address select. Connect to GND, V+, or leave floating.
ALERT	—	3	O	Overtemperature alert. Open-drain output; requires a pullup resistor.
GND	2	2	—	Ground
SCL	1	1	I	Serial clock. Open-drain output; requires a pullup resistor.
SDA	6	6	I/O	Serial data. Open-drain output; requires a pullup resistor.
V+	4	4	I	Supply voltage, 2.7 V to 5.5 V

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
Power supply, V+		7.5	V
Input voltage <sup>(2)</sup>	-0.5	7.5	V
Operating temperature	-55	125	°C
Junction temperature, T <sub>J</sub>		150	°C
Storage temperature, T <sub>stg</sub>	-60	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Input voltage rating applies to all TMP100-Q1 and TMP101-Q1 input voltages.

### 7.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	V
		Charged-device model (CDM), per AEC Q100-011	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply voltage	2.7		5.5	V
Operating free-air temperature, T <sub>A</sub>	-55		125	°C

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TMP100-Q1, TMP101-Q1	UNIT
		DBV (SOT-23)	
		6 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	182.9	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	115	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	30.2	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	17.1	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	29.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

At  $T_A = -55^\circ\text{C}$  to  $125^\circ\text{C}$  and  $V_+ = 2.7\text{ V}$  to  $5.5\text{ V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>TEMPERATURE INPUT</b>						
Range		-55		125	$^\circ\text{C}$	
Accuracy (temperature error)	$-25^\circ\text{C}$ to $85^\circ\text{C}$		$\pm 0.5$	$\pm 2$	$^\circ\text{C}$	
	$-55^\circ\text{C}$ to $125^\circ\text{C}$		$\pm 1$	$\pm 2$		
Accuracy (temperature error) vs supply			0.2	$\pm 0.5$	$^\circ\text{C}/\text{V}$	
Resolution	Selectable		0.0625		$^\circ\text{C}$	
<b>DIGITAL INPUT/OUTPUT</b>						
Input capacitance			3		pF	
$V_{IH}$	High-level input logic	0.7 (V+)		6	V	
$V_{IL}$	Low-level input logic	-0.5		0.3 (V+)	V	
$I_{IN}$	Input current	$0\text{ V} \leq V_{IN} \leq 6\text{ V}$		1	$\mu\text{A}$	
$V_{OL}$	Low-level output logic SDA	$I_{OL} = 3\text{ mA}$	0	0.15	0.4	V
$V_{OL}$	Low-level output logic ALERT	$I_{OL} = 4\text{ mA}$	0	0.15	0.4	V
Resolution	Selectable	9		12	Bits	
Conversion time	9 bits		40	75	ms	
	10 bits		80	150		
	11 bits		160	300		
	12 bits		320	600		
Conversion rate	9 bits		25		s/s	
	10 bits		12			
	11 bits		6			
	12 bits		3			
<b>POWER SUPPLY</b>						
Operating range		2.7		5.5	V	
$I_Q$	Quiescent current	Serial bus inactive		45	75	$\mu\text{A}$
		Serial bus active, SCL frequency = 400 kHz		70		
		Serial bus active, SCL frequency = 3.4 MHz		150		
$I_{SD}$	Shutdown current	Serial bus inactive		0.1	13	$\mu\text{A}$
		Serial bus active, SCL frequency = 400 kHz		20		
		Serial bus active, SCL frequency = 3.4 MHz		100		
<b>TEMPERATURE RANGE</b>						
Specified range		-55		125	$^\circ\text{C}$	
Storage range		-60		150	$^\circ\text{C}$	

## 7.6 Timing Requirements

PARAMETER		FAST MODE		HIGH-SPEED MODE		UNIT
		MIN	MAX	MIN	MAX	
$f_{(SCL)}$	SCL operating frequency		0.4		2	MHz
$t_{(BUF)}$	Bus free time between STOP and START condition	1300		160		ns
$t_{(HDSTA)}$	Hold time after repeated START condition. After this period, the first clock is generated.	600		160		ns
$t_{(SUSTA)}$	Repeated START condition setup time	600		160		ns
$t_{(SUSTO)}$	STOP condition setup time	600		160		ns
$t_{(HDDAT)}$	Data hold time	20	900	20	170	ns
$t_{(SUDAT)}$	Data setup time	100		20		ns
$t_{(LOW)}$	SCL clock LOW period	1300		360		ns
$t_{(HIGH)}$	SCL clock HIGH period	600		60		ns
$t_{RC}, t_{FC}$	Clock rise and fall time		300		40	ns
$t_{RD}, t_{FD}$	Data rise and fall time		300		170	ns

### 7.7 Typical Characteristics

At  $T_A = 25^\circ\text{C}$  and  $V_+ = 5\text{ V}$ , unless otherwise noted.




Figure 1. Quiescent Current vs Temperature




Figure 2. Shutdown Current vs Temperature




Figure 3. Conversion Time vs Temperature




Figure 4. Temperature Accuracy vs Temperature




Figure 5. Quiescent Current With Bus Activity vs Temperature


## 8 Detailed Description

### 8.1 Overview

The TMP100-Q1 and TMP101-Q1 devices are digital temperature sensors optimal for thermal management and thermal protection applications. The TMP100-Q1 and TMP101-Q1 devices are Two-Wire, SMBus, and I<sup>2</sup>C interface-compatible. These devices are specified over a operating temperature range of –55°C to 125°C. The [Functional Block Diagram](#) section shows the internal block diagrams of the TMP100-Q1 and TMP101-Q1 devices.

The temperature sensor in the TMP100-Q1 and TMP101-Q1 devices is the chip itself. Thermal paths run through the package leads as well as the plastic package. The package leads provide the primary thermal path because of the lower thermal resistance of the metal. The GND pin of the TMP100-Q1 or TMP101-Q1 is directly connected to the metal lead frame, and is the best choice for thermal input.

### 8.2 Functional Block Diagram





## 8.3 Feature Description

### 8.3.1 Digital Temperature Output

The digital output from each temperature measurement conversion is stored in the read-only Temperature Register. The Temperature Register of the TMP100-Q1 or TMP101-Q1 device is a 12-bit, read-only register that stores the output of the most recent conversion. Two bytes must be read to obtain data and are listed in [Table 6](#) and [Table 7](#). The first 12 bits are used to indicate temperature with all the remaining bits equal to zero. The data format for temperature is listed in [Table 1](#). Negative numbers are represented in binary two's complement format. Following power-up or reset, the temperature register reads 0°C until the first conversion is complete.

The user can obtain 9, 10, 11, or 12 bits of resolution by addressing the Configuration Register and setting the resolution bits accordingly. For 9-, 10-, or 11-bit resolution, the most significant bits (MSBs) in the Temperature Register are used with the unused least significant bits (LSBs) set to zero.

**Table 1. Temperature Data Format**

TEMPERATURE (°C)	DIGITAL OUTPUT	
	BINARY	HEX
128	0111 1111 1111	7FF
127.9375	0111 1111 1111	7FF
100	0110 0100 0000	640
80	0101 0000 0000	500
75	0100 1011 0000	4B0
50	0011 0010 0000	320
25	0001 1001 0000	190
0.25	0000 0000 0100	004
0	0000 0000 0000	000
-0.25	1111 1111 1100	FFC
-25	1110 0111 0000	E70
-55	1100 1001 0000	C90
-128	1000 0000 0000	800

### 8.3.2 Serial Interface

The TMP100-Q1 and TMP101-Q1 devices operate only as slave devices on the SMBus, Two-Wire, and I<sup>2</sup>C interface-compatible bus. Connections to the bus are made through the open-drain I/O lines SDA and SCL. The TMP100-Q1 and TMP101-Q1 devices support the transmission protocol for fast (up to 400 kHz) and high-speed (up to 2 MHz) modes. All data bytes are transmitted MSB first.

### 8.3.3 Bus Overview

The device that initiates the transfer is called a *master*, and the devices controlled by the master are *slaves*. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions.

To address a specific device, a START condition is initiated, indicated by pulling the data line (SDA) from a HIGH to LOW logic level while SCL is HIGH. All slaves on the bus shift in the slave address byte, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an Acknowledge and pulling SDA LOW.

Data transfer is then initiated and sent over eight clock pulses followed by an Acknowledge Bit. During data transfer, SDA must remain stable while SCL is HIGH because any change in SDA while SCL is HIGH is interpreted as a control signal.

When all data are transferred, the master generates a STOP condition indicated by pulling SDA from LOW to HIGH, while SCL is HIGH.

### 8.3.4 Serial Bus Address

To program the TMP100-Q1 and TMP101-Q1 devices, the master must first address slave devices through a slave address byte. The slave address byte consists of seven address bits and a direction bit indicating the intent of executing a read or write operation.

The TMP100-Q1 device features two address pins to allow up to eight devices to be addressed on a single I<sup>2</sup>C interface. [Table 2](#) describes the pin logic levels used to properly connect up to eight devices. *Float* indicates the pin is left unconnected. The state of pins ADD0 and ADD1 is sampled on the first I<sup>2</sup>C bus communication and must be set before any activity on the interface.

**Table 2. Address Pins and Slave Addresses for the TMP100-Q1**

ADD1	ADD0	SLAVE ADDRESS
0	0	1001000
0	Float	1001001
0	1	1001010
1	0	1001100
1	Float	1001101
1	1	1001110
Float	0	1001011
Float	1	1001111

The TMP101-Q1 device features one address pin and an ALERT pin, allowing up to three devices to be connected per bus. Pin logic levels are described in [Table 3](#). The address pins of the TMP100-Q1 and TMP101-Q1 devices are read after reset or in response to an I<sup>2</sup>C address acquire request. Following reading, the state of the address pins is latched to minimize power dissipation associated with detection.

**Table 3. Address Pins and Slave Addresses for the TMP101-Q1**

ADD0	SLAVE ADDRESS
0	1001000
Float	1001001
1	1001010

### 8.3.5 Writing and Reading to the TMP100-Q1 and TMP101-Q1

Accessing a particular register on the TMP100-Q1 and TMP101-Q1 devices is accomplished by writing the appropriate value to the Pointer Register. The value for the Pointer Register is the first byte transferred after the I<sup>2</sup>C slave address byte with the R/W bit LOW. Every write operation to the TMP100-Q1 and TMP101-Q1 devices requires a value for the Pointer Register (see [Figure 7](#)).

When reading from the TMP100-Q1 and TMP101-Q1 devices, the last value stored in the Pointer Register by a write operation is used to determine which register is read by a read operation. To change the register pointer for a read operation, a new value must be written to the Pointer Register. This action is accomplished by issuing an I<sup>2</sup>C slave address byte with the R/W bit LOW, followed by the Pointer Register Byte. No additional data are required. The master can then generate a START condition and send the I<sup>2</sup>C slave address byte with the R/W bit HIGH to initiate the read command; see [Figure 8](#) for details of this sequence. If repeated reads from the same register are desired, the Pointer Register bytes do not have to be continually sent because the TMP100-Q1 and TMP101-Q1 devices remember the Pointer Register value until that value is changed by the next write operation.

### 8.3.6 Slave Mode Operations

The TMP100-Q1 and TMP101-Q1 devices can operate as a slave receiver or slave transmitter.

#### 8.3.6.1 Slave Receiver Mode

The first byte transmitted by the master is the slave address, with the  $R\bar{W}$  bit LOW. The TMP100-Q1 or TMP101-Q1 devices then acknowledge reception of a valid address. The next byte transmitted by the master is the Pointer Register. The TMP100-Q1 or TMP101-Q1 devices then acknowledge reception of the Pointer Register byte. The next byte or bytes are written to the register addressed by the Pointer Register. The TMP100-Q1 and TMP101-Q1 devices acknowledge reception of each data byte. The master can terminate data transfer by generating a START or STOP condition.

#### 8.3.6.2 Slave Transmitter Mode

The first byte is transmitted by the master and is the slave address, with the  $R\bar{W}$  bit HIGH. The slave acknowledges reception of a valid slave address. The next byte is transmitted by the slave and is the most significant byte of the register indicated by the Pointer Register. The master acknowledges reception of the data byte. The next byte transmitted by the slave is the least significant byte. The master acknowledges reception of the data byte. The master can terminate data transfer by generating a Not-Acknowledge on reception of any data byte, or generating a START or STOP condition.

### 8.3.7 SMBus Alert Function

The TMP101-Q1 device supports the SMBus Alert function. When the TMP101-Q1 device is operating in Interrupt Mode ( $TM = 1$ ), the ALERT pin of the TMP101-Q1 device can be connected as an SMBus Alert signal. When a master senses that an ALERT condition is present on the ALERT line, the master sends an SMBus Alert command (00011001) on the bus. If the ALERT pin of the TMP101-Q1 device is active, the TMP101-Q1 device acknowledges the SMBus Alert command and responds by returning its slave address on the SDA line. The eighth bit (LSB) of the slave address byte indicates if the temperature exceeding  $T_{HIGH}$  or falling below  $T_{LOW}$  caused the ALERT condition. For  $POL = 0$ , this bit is LOW if the temperature is greater than or equal to  $T_{HIGH}$ . This bit is HIGH if the temperature is less than  $T_{LOW}$ . The polarity of this bit is inverted if  $POL = 1$ ; see [Figure 9](#) for details of this sequence.

If multiple devices on the bus respond to the SMBus Alert command, arbitration during the slave address portion of the SMBus alert command determine which device clears its ALERT status. If the TMP101-Q1 device wins the arbitration, its ALERT pin becomes inactive at the completion of the SMBus Alert command. If the TMP101-Q1 loses the arbitration, its ALERT pin remains active.

The TMP100-Q1 device also responds to the SMBus ALERT command if its  $TM$  bit is set to 1. Because the device does not have an ALERT pin, the device must periodically poll the device by issuing an SMBus Alert command. If the TMP100-Q1 device generates an ALERT, the device acknowledges the SMBus Alert command and returns its slave address in the next byte.

### 8.3.8 General Call

The TMP100-Q1 and TMP101-Q1 devices respond to the I<sup>2</sup>C General Call address (0000000) if the eighth bit is 0. The device acknowledges the General Call address and responds to commands in the second byte. If the second byte is 00000100, the TMP100-Q1 and TMP101-Q1 devices latch the status of their address pins, but do not reset. If the second byte is 00000110, the TMP100-Q1 and TMP101-Q1 devices latch the status of their address pins and reset their internal registers.

### 8.3.9 High-Speed Mode

In order for the I<sup>2</sup>C bus to operate at frequencies above 400 kHz, the master device must issue an Hs-mode master code (00001XXX) as the first byte after a START condition to switch the bus to high-speed operation. The TMP100-Q1 and TMP101-Q1 devices do not acknowledge this byte as required by the I<sup>2</sup>C specification, but do switch their input filters on SDA and SCL and their output filters on SDA to operate in Hs-mode, allowing transfers at up to 2 MHz. After the Hs-mode master code is issued, the master transmits an I<sup>2</sup>C slave address to initiate a data transfer operation. The bus continues to operate in Hs-mode until a STOP condition occurs on the bus. Upon receiving the STOP condition, the TMP100-Q1 and TMP101-Q1 devices switch the input and output filter back to fast-mode operation.

### 8.3.10 POR (Power-On Reset)

The TMP100-Q1 and TMP101-Q1 devices both have on-chip, power-on reset circuits that reset the device to default settings when the device is powered on. This circuit activates when the power supply is less than 0.3 V for more than 100 ms. If the TMP100-Q1 and TMP101-Q1 devices are powered down by removing supply voltage from the device, but the supply voltage is not assured to be less than 0.3 V, TI recommends issuing a General Call reset command on the I<sup>2</sup>C interface bus to ensure that the TMP100-Q1 and TMP101-Q1 devices are completely reset.

### 8.3.11 Timing Diagrams

The TMP100-Q1 and TMP101-Q1 devices are Two-Wire, SMBUs, and I<sup>2</sup>C interface-compatible. [Figure 6](#) to [Figure 9](#) describe the various operations on the TMP100-Q1 and TMP101-Q1. The following list provides bus definitions. Parameters for [Figure 6](#) are defined in the [Timing Requirements](#) section.


**Bus Idle:** Both SDA and SCL lines remain HIGH.

**Start Data Transfer:** A change in the state of the SDA line, from HIGH to LOW, while the SCL line is HIGH, defines a START condition. Each data transfer is initiated with a START condition.

**Stop Data Transfer:** A change in the state of the SDA line from LOW to HIGH while the SCL line is HIGH defines a STOP condition. Each data transfer is terminated with a repeated START or STOP condition.

**Data Transfer:** The number of data bytes transferred between a START and a STOP condition is not limited and is determined by the master device. The receiver acknowledges the transfer of data.

**Acknowledge:** Each receiving device, when addressed, is obliged to generate an Acknowledge bit. A device that acknowledges must pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the Acknowledge clock pulse. Setup and hold times must be taken into account. On a master receive, the termination of the data transfer can be signaled by the master generating a Not-Acknowledge on the last byte that is transmitted by the slave.



**Figure 6. I<sup>2</sup>C Timing Diagram**




Figure 7. I<sup>2</sup>C Timing Diagram for Write Word Format





Figure 8. I<sup>2</sup>C Timing Diagram for Read Word Format



**Figure 9. Timing Diagram for SMBus ALERT**

## 8.4 Device Functional Modes

### 8.4.1 Shutdown Mode (SD)

The Shutdown Mode of the TMP100-Q1 and TMP101-Q1 devices lets the user save maximum power by shutting down all device circuitry other than the serial interface, which reduces current consumption to less than 1  $\mu\text{A}$ . For the TMP100-Q1 and TMP101-Q1 devices, Shutdown Mode is enabled when the SD bit is 1. The device shuts down when the current conversion is completed. For SD equal to 0, the device maintains continuous conversion.

### 8.4.2 OS/ALERT (OS)

The TMP100-Q1 and TMP101-Q1 devices feature a One-Shot Temperature Measurement Mode. When the device is in Shutdown Mode, writing 1 to the OS/ALERT bit starts a single temperature conversion. The device returns to the shutdown state at the completion of the single conversion. This feature is useful to reduce power consumption in the TMP100-Q1 and TMP101-Q1 devices when continuous monitoring of temperature is not required.

Reading the OS/ALERT bit provides information about the Comparator Mode status. The state of the POL bit inverts the polarity of data returned from the OS/ALERT bit. For POL = 0, the OS/ALERT reads as 1 until the temperature equals or exceeds  $T_{\text{HIGH}}$  for the programmed number of consecutive faults, causing the OS/ALERT bit to read as 0. The OS/ALERT bit continues to read as 0 until the temperature falls below  $T_{\text{LOW}}$  for the programmed number of consecutive faults when the OS/ALERT bit again reads as 1. The status of the TM bit does not affect the status of the OS/ALERT bit.

### 8.4.3 Thermostat Mode (TM)

The Thermostat Mode bit of the TMP101-Q1 device indicates to the device whether to operate in Comparator Mode (TM = 0) or Interrupt Mode (TM = 1). For more information on comparator and interrupt modes, see the [High- and Low-Limit Registers](#) section.

### 8.4.4 Comparator Mode (TM = 0)

In Comparator Mode (TM = 0), the ALERT pin is activated when the temperature equals or exceeds the value in the  $T_{\text{HIGH}}$  register and remains active until the temperature falls below the value in the  $T_{\text{LOW}}$  register. For more information on the Comparator Mode, see the [High- and Low-Limit Registers](#) section.

### 8.4.5 Interrupt Mode (TM = 1)

In Interrupt Mode (TM = 1), the ALERT pin is activated when the temperature exceeds  $T_{\text{HIGH}}$  or goes below the  $T_{\text{LOW}}$  registers. The ALERT pin is cleared when the host controller reads the temperature register. For more information on the interrupt mode, see the [High- and Low-Limit Registers](#) section.

## 8.5 Programming

### 8.5.1 Pointer Register

Figure 10 shows the internal register structure of the TMP100-Q1 and TMP101-Q1 devices. The 8-bit Pointer Register of the TMP100-Q1 and TMP101-Q1 devices is used to address a given data register. The Pointer Register uses the two LSBs to identify which of the data registers respond to a read or write command. Table 4 identifies the bits of the Pointer Register byte. Table 5 describes the pointer address of the registers available in the TMP100-Q1 and TMP101-Q1 devices. The power-up reset value of P1 and P0 is 00.




Figure 10. Internal Register Structure of the TMP100-Q1 and TMP101-Q1

#### 8.5.1.1 Pointer Register Byte (pointer = N/A) [reset = 00h]

Table 4. Pointer Register Byte

P7	P6	P5	P4	P3	P2	P1	P0
0	0	0	0	0	0	Register Bits	

#### 8.5.1.2 Pointer Addresses of the TMP100-Q1 and TMP101-Q1 Registers

Table 5. Pointer Addresses of the TMP100-Q1 and TMP101-Q1 Registers

P1	P0	TYPE	REGISTER
0	0	R only, default	Temperature Register
0	1	R/W	Configuration Register
1	0	R/W	T <sub>LOW</sub> Register
1	1	R/W	T <sub>HIGH</sub> Register

## 8.5.2 Temperature Register

The Temperature Register of the TMP100-Q1 or TMP101-Q1 devices is a 12-bit, read-only register that stores the output of the most recent conversion. Two bytes must be read to obtain data, and are described in [Table 6](#) and [Table 7](#). The first 12 bits are used to indicate temperature, with all remaining bits equal to zero. Data format for temperature is summarized in [Table 1](#). Following power-up or reset, the Temperature Register reads 0°C until the first conversion is complete.

**Table 6. Byte 1 of the Temperature Register**

D7	D6	D5	D4	D3	D2	D1	D0
T11	T10	T9	T8	T7	T6	T5	T4

**Table 7. Byte 2 of the Temperature Register**

D7	D6	D5	D4	D3	D2	D1	D0
T3	T2	T1	T0	0	0	0	0

## 8.5.3 Configuration Register

The Configuration Register is an 8-bit read and write register used to store bits that control the operational modes of the temperature sensor. Read and write operations are performed MSB-first. The format of the Configuration Register for the TMP100-Q1 and TMP101-Q1 devices is shown in [Table 8](#), followed by a breakdown of the register bits. The power-up or reset value of the Configuration Register is all bits equal to 0. The OS/ALERT bit reads as 1 after power-up or reset value.

**Table 8. Configuration Register Format**

BYTE	D7	D6	D5	D4	D3	D2	D1	D0
1	OS/ALERT	R1	R0	F1	F0	POL	TM	SD

### 8.5.3.1 Shutdown Mode (SD)

The Shutdown Mode of the TMP100-Q1 and TMP101-Q1 devices allows the user to save maximum power by shutting down all device circuitry other than the serial interface, which reduces current consumption to less than 1  $\mu$ A. For the TMP100-Q1 and TMP101-Q1 devices, Shutdown Mode is enabled when the SD bit is 1. The device shuts down when the current conversion is completed. For SD equal to 0, the device maintains continuous conversion.

### 8.5.3.2 Thermostat Mode (TM)

The Thermostat Mode bit of the TMP101-Q1 device indicates to the device whether to operate in Comparator Mode (TM = 0) or Interrupt Mode (TM = 1). For more information on comparator and interrupt modes, see [High- and Low-Limit Registers](#).

### 8.5.3.3 Polarity (POL)

The Polarity bit of the TMP101-Q1 device lets the user adjust the polarity of the ALERT pin output. If the POL bit is set to 0 (default), the ALERT pin becomes active low. When the POL bit is set to 1, the ALERT pin becomes active high and the state of the ALERT pin is inverted. The operation of the ALERT pin in various modes is illustrated in [Figure 11](#).






Figure 11. Output Transfer Function Diagrams

#### 8.5.3.4 Fault Queue (F1, F0)

A fault condition occurs when the measured temperature exceeds the user-defined limits set in the  $T_{HIGH}$  and  $T_{LOW}$  Registers. Additionally, the number of fault conditions required to generate an alert can be programmed using the Fault Queue. The Fault Queue is provided to prevent a false alert resulting from environmental noise. The Fault Queue requires consecutive fault measurements in order to trigger the alert function. If the temperature falls below  $T_{LOW}$  before reaching the number of programmed consecutive faults limit, the count is reset to 0. Table 9 defines the number of measured faults that can be programmed to trigger an alert condition in the device.

Table 9. Fault Settings of the TMP100-Q1 and TMP101-Q1

F1	F0	CONSECUTIVE FAULTS
0	0	1
0	1	2
1	0	4
1	1	6

#### 8.5.3.5 Converter Resolution (R1, R0)

The Converter Resolution bits control the resolution of the internal analog-to-digital converter (ADC), thus allowing the user to maximize efficiency by programming for higher resolution or faster conversion time. Table 10 identifies the Resolution bits and the relationship between resolution and conversion time.

Table 10. Resolution of the TMP100-Q1 and TMP101-Q1

R1	R0	RESOLUTION	CONVERSION TIME (Typical)
0	0	9 bits (0.5°C)	40 ms
0	1	10 bits (0.25°C)	80 ms
1	0	11 bits (0.125°C)	160 ms
1	1	12 bits (0.0625°C)	320 ms

### 8.5.3.6 OS/ALERT (OS)

The TMP100-Q1 and TMP101-Q1 devices feature a One-Shot Temperature Measurement Mode. When the device is in Shutdown Mode, writing 1 to the OS/ALERT bit starts a single temperature conversion. The device returns to the shutdown state at the completion of the single conversion. This feature is useful to reduce power consumption in the TMP100-Q1 and TMP101-Q1 when continuous temperature monitoring is not required.

Reading the OS/ALERT bit provides information about the Comparator Mode status. The state of the POL bit inverts the polarity of data returned from the OS/ALERT bit. For POL = 0, the OS/ALERT reads as 1 until the temperature equals or exceeds  $T_{HIGH}$  for the programmed number of consecutive faults, causing the OS/ALERT bit to read as 0. The OS/ALERT bit continues to read as 0 until the temperature falls below  $T_{LOW}$  for the programmed number of consecutive faults when the OS/ALERT bit again reads as 1. The status of the TM bit does not affect the status of the OS/ALERT bit.

### 8.5.4 High- and Low-Limit Registers

In Comparator Mode (TM = 0), the ALERT pin of the TMP101-Q1 becomes active when the temperature equals or exceeds the value in  $T_{HIGH}$  and generates a consecutive number of faults according to fault bits F1 and F0. The ALERT pin remains active until the temperature falls below the indicated  $T_{LOW}$  value for the same number of faults.

In Interrupt Mode (TM = 1) the ALERT pin becomes active when the temperature equals or exceeds  $T_{HIGH}$  for a consecutive number of fault conditions. The ALERT pin remains active until a read operation of any register occurs or the device successfully responds to the SMBus Alert Response Address. The ALERT pin is also cleared if the device is placed in Shutdown Mode. When the ALERT pin is cleared, it only becomes active again by the temperature falling below  $T_{LOW}$ . When the temperature falls below  $T_{LOW}$ , the ALERT pin becomes active and remains active until cleared by a read operation of any register or a successful response to the SMBus Alert Response Address. When the ALERT pin is cleared, the above cycle repeats with the ALERT pin becoming active when the temperature equals or exceeds  $T_{HIGH}$ . The ALERT pin can also be cleared by resetting the device with the General Call Reset command. This action also clears the state of the internal registers in the device, returning the device to Comparator Mode (TM = 0).

Both operational modes are represented in [Figure 11](#), [Table 11](#), [Table 12](#), [Table 13](#), and [Table 14](#) describe the format for the  $T_{HIGH}$  and  $T_{LOW}$  registers. Power-up reset values for  $T_{HIGH}$  and  $T_{LOW}$  are:  $T_{HIGH} = 80^{\circ}\text{C}$  and  $T_{LOW} = 75^{\circ}\text{C}$ . The format of the data for  $T_{HIGH}$  and  $T_{LOW}$  is the same as for the Temperature Register.

**Table 11. Byte 1 of the  $T_{HIGH}$  Register**

D7	D6	D5	D4	D3	D2	D1	D0
H11	H10	H9	H8	H7	H6	H5	H4

**Table 12. Byte 2 of the  $T_{HIGH}$  Register**

D7	D6	D5	D4	D3	D2	D1	D0
H3	H2	H1	H0	0	0	0	0

**Table 13. Byte 1 of the  $T_{LOW}$  Register**

D7	D6	D5	D4	D3	D2	D1	D0
L11	L10	L9	L8	L7	L6	L5	L4

**Table 14. Byte 2 of the  $T_{LOW}$  Register**

D7	D6	D5	D4	D3	D2	D1	D0
L3	L2	L1	L0	0	0	0	0

All 12 bits for the Temperature,  $T_{HIGH}$ , and  $T_{LOW}$  registers are used in the comparisons for the ALERT function for all converter resolutions. The three LSBs in  $T_{HIGH}$  and  $T_{LOW}$  can affect the ALERT output even if the converter is configured for 9-bit resolution.

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TMP100-Q1 and TMP101-Q1 devices are used to measure the printed circuit board (PCB) temperature of the board location where the devices are mounted. The TMP100-Q1 features two address pins to allow up to eight devices to be addressed on a single I<sup>2</sup>C interface. The TMP101-Q1 device features one address pin and an ALERT pin, allowing up to three devices to be connected per bus. The TMP100-Q1 and TMP101-Q1 devices require no external components for operation except for pullup resistors on SCL, SDA, and ALERT (TMP101-Q1 device), although a 0.1- $\mu$ F bypass capacitor is recommended.

The sensing device of the TMP100-Q1 and TMP101-Q1 devices is the chip itself. Thermal paths run through the package leads as well as the plastic package. The die flag of the lead frame is connected to GND. The lower thermal resistance of metal causes the leads to provide the primary thermal path. The GND pin of the TMP100-Q1 or TMP101-Q1 device is directly connected to the metal lead frame, and is the best choice for thermal input.

### 9.2 Typical Application




Figure 12. Typical Connections of the TMP100-Q1




Figure 13. Typical Connections of the TMP101-Q1

#### 9.2.1 Design Requirements

The TMP100-Q1 and TMP101-Q1 devices require pullup resistors on the SCL, SDA, and ALERT (TMP101-Q1 device) pins. The recommended value for the pullup resistor is 5-k $\Omega$ . In some applications, the pullup resistor can be lower or higher than 5-k $\Omega$  but must not exceed 3 mA of current on the SCL and SDA pins, and must not exceed 4 mA on the ALERT (TMP101-Q1) pin. A 0.1- $\mu$ F bypass capacitor is recommended, as shown in [Figure 12](#) and [Figure 13](#). The SCL, SDA, and ALERT lines can be pulled up to a supply that is equal to or higher than  $V_S$  through the pullup resistors. For the TMP100-Q1, to configure one of eight different addresses on the bus, connect ADD0 and ADD1 to either the GND pin, V+ pin, or float. Float indicates the pin is left unconnected. For the TMP101-Q1 device, to configure one of three different addresses on the bus, connect ADD0 to either the GND pin, V+ pin, or float.

## Typical Application (continued)

### 9.2.2 Detailed Design Procedure

Place the TMP100-Q1 and TMP101-Q1 devices in close proximity to the heat source that must be monitored, with a proper layout for good thermal coupling. This placement ensures that temperature changes are captured within the shortest possible time interval. To maintain accuracy in applications that require air or surface temperature measurement, care must be taken to isolate the package and leads from ambient air temperature. A thermally-conductive adhesive is helpful in achieving accurate surface temperature measurement.

### 9.2.3 Application Curve

Figure 14 shows the step response of the TMP100-Q1 and TMP101-Q1 devices to a submersion in an oil bath of 100°C from room temperature (27°C). The time constant, or the time for the output to reach 63% of the input step, is 0.9 s. The time-constant result depends on the PCB that the TMP100-Q1 and TMP101-Q1 devices are mounted. For this test, the TMP100-Q1 and TMP101-Q1 devices are soldered to a two-layer PCB that measures 0.375 inch x 0.437 inch.




Figure 14. Temperature Step Response

## 10 Power Supply Recommendations

The TMP100-Q1 and TMP101-Q1 devices operate with power supply in the range of 2.7 V to 5.5 V. A power-supply bypass capacitor is required for stability; place this capacitor as close as possible to the supply and ground pins of the device. Applications with noisy or high-impedance power supplies can require additional decoupling capacitors to reject power-supply noise.

## 11 Layout

### 11.1 Layout Guidelines

Place the power-supply bypass capacitor as close as possible to the supply and ground pins. The recommended value of this bypass capacitor is 0.01  $\mu$ F. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies. Pull up the open-drain output pins SDA, SCL, and ALERT (TMP101-Q1) through 5-k $\Omega$  pullup resistors.

### 11.2 Layout Examples





Figure 15. TMP100-Q1 Layout Example

**Layout Examples (continued)**



**Figure 16. TMP101-Q1 Layout Example**

## 12 Device and Documentation Support

### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

**Table 15. Related Links**

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TMP100-Q1	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
TMP101-Q1	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

SMBus is a trademark of NXP Semiconductors.

All other trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMP100AQDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	100Q	<a href="#">Samples</a>
TMP101NAQDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DUGQ	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TMP100-Q1, TMP101-Q1 :**

- Catalog: [TMP100](#), [TMP101](#)
- Enhanced Product: [TMP100-EP](#)

## NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMP101NAQDBVRQ1	SOT-23	DBV	6	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3

**TAPE AND REEL BOX DIMENSIONS**




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMP101NAQDBVRQ1	SOT-23	DBV	6	3000	445.0	220.0	345.0

# MECHANICAL DATA

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- ⚠ Falls within JEDEC MO-178 Variation AB, except minimum lead width.

DBV (R-PDSO-G6)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - D. Publication IPC-7351 is recommended for alternate designs.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.