









SN74LVC1G97

SCES416N-DECEMBER 2002-REVISED JANUARY 2017

SN74LVC1G97 Configurable Multiple-Function Gate

Features 1

Fexas

Instruments

- ESD Protection Exceeds JESD 22
 - 2000-V Human Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Available in the Texas Instruments NanoFree[™] Package
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Supports Down Translation to V_{CC}
- Max t_{pd} of 6.3 ns at 3.3 V
- Low Power Consumption, 10-µA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Choose From Nine Specific Logic Functions

Applications 2

- **Barcode Scanners**
- **Cable Solutions**
- E-Books
- Embedded PCs
- Field Transmitter: Temperature or Pressure Sensors
- **Fingerprint Biometrics**
- HVAC: Heating, Ventilating, and Air Conditioning
- Network-Attached Storage (NAS)
- Server Motherboards and PSUs
- Software Defined Radios (SDR)
- TVs: High Definition (HDTV), LCD, and Digital
- Video Communications Systems
- Wireless Data Access Cards, Headsets, Keyboard, Mouse, and LAN Cards

3 Description

The SN74LVC1G97 device features configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions MUX, AND, OR, NAND, NOR, inverter, and noninverter. All inputs can be connected to V_{CC} or GND.

This configurable multiple-function gate is designed for 1.65-V to 5.5-V V_{CC} operation.

This device functions as an independent gate, but because of Schmitt action, it may have different input threshold levels for positive-going (V_T+) and negativegoing (V_T-) signals.

NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package.


This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | | | | | | | |
|----------------|------------|-------------------|--|--|--|--|--|--|--|--|
| SN74LVC1G97DBV | SOT-23 (6) | 2.90 mm × 1.60 mm | | | | | | | | |
| SN74LVC1G97DCK | SC70 (6) | 2.00 mm × 1.25 mm | | | | | | | | |
| SN74LVC1G97DRL | | 1.60 mm × 1.20 mm | | | | | | | | |
| SN74LVC1G97DRY | SOT (6) | 1.45 mm × 1.00 mm | | | | | | | | |
| SN74LVC1G97DSF | | 1.00 mm × 1.00 mm | | | | | | | | |
| SN74LVC1G97YZP | DSBGA (6) | 1.41 mm × 0.91 mm | | | | | | | | |

Device Information⁽¹⁾

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)



Features 1

Applications 1 Description 1

Revision History..... 2 Pin Configuration and Functions 3

Specifications...... 4 6.1 Absolute Maximum Ratings 4 ESD Ratings..... 4

6.4 Thermal Information 5

Parameter Measurement Information7

Recommended Operating Conditions 4

Table of Contents

| | 8.2 | Functional Block Diagram 8 |
|----|------|--|
| | 8.3 | Feature Description |
| | 8.4 | Device Functional Modes |
| 9 | Арр | lication and Implementation11 |
| | 9.1 | Application Information 11 |
| | 9.2 | Typical Application 11 |
| 10 | Pow | ver Supply Recommendations 12 |
| 11 | Lay | out 13 |
| | 11.1 | Layout Guidelines 13 |
| | 11.2 | Layout Example 13 |
| 12 | Dev | ice and Documentation Support 14 |
| | 12.1 | Documentation Support 14 |
| | 12.2 | Receiving Notification of Documentation Updates 14 |
| | 12.3 | Community Resources 14 |
| | 12.4 | |
| | 12.5 | Electrostatic Discharge Caution 14 |
| 13 | Mec | hanical, Packaging, and Orderable |
| | Info | rmation 14 |

4 Revision History

1

2

3 4

5 6

7

8

2

6.2

6.3

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| CI | nanges from Revision M (June 2015) to Revision N | Page |
|----|---|------|
| • | Changed body size for SN74LVC1G97DRY to 1.45 mm × 1.00 mm | 1 |
| • | Changed body size for SN74LVC1G97DSF to 1.00 mm × 1.00 mm | 1 |
| • | Added Junction temperature, T _J in <i>Absolute Maximum Ratings</i> | 4 |
| • | Added Operating free-air temperature, T _A for BGA package in <i>Recommended Operating Conditions</i> | 4 |
| • | Added Receiving Notification of Documentation Updates section | 14 |

Changes from Revision L (December 2013) to Revision M

| | Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section |
|----|--|
| Cł | nanges from Revision K (October 2011) to Revision L Page |
| • | Updated document to new TI data sheet format 1 |
| • | Removed Ordering Information table 1 |
| • | Updated I _{off} in <i>Features</i> |
| • | Updated operating temperature range 4 |


Added Applications, Device Information table, Pin Configuration and Functions section, ESD Ratings table, Feature


www.ti.com


Page



5 Pin Configuration and Functions







Pin Functions

| | PIN | | 1/0 | DESCRIPTION | | | | | |
|-----------------|---------------|-----|-------|-------------|--|--|--|--|--|
| NAME | DCT, DCU, DRY | YZP | - I/O | DESCRIPTION | | | | | |
| ln0 | 3 | C1 | I | Input 0 | | | | | |
| ln1 | 1 | A1 | I | Input 1 | | | | | |
| ln2 | 6 | A2 | I | Input 2 | | | | | |
| GND | 2 | B1 | _ | Ground | | | | | |
| V _{CC} | 5 | B2 | _ | Power | | | | | |
| Y | 4 | C2 | 0 | Output | | | | | |

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|------------------|---|---------------|-----------------------|------|------|
| V _{CC} | Supply voltage | | -0.5 | 6.5 | V |
| VI | Input voltage ⁽²⁾ | -0.5 | 6.5 | V | |
| Vo | Voltage applied to any output in the high-impedance or power-off state ⁽²⁾ | -0.5 | 6.5 | V | |
| Vo | Voltage applied to any output in the high or low state $^{(2)(3)}$ | -0.5 | V _{CC} + 0.5 | V | |
| I _{IK} | Input clamp current | $V_{I} < 0 V$ | | -50 | mA |
| I _{OK} | Output clamp current | $V_{O} < 0 V$ | | -50 | mA |
| lo | Continuous output current | | | ±50 | mA |
| | Continuous current through V_{CC} or GND | | | ±100 | mA |
| TJ | Junction temperature | | | 150 | °C |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the Recommended Operating Conditions table.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|---------------|---|-------|------|
| V | Electrostatic | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | V |
| V _(ESD) | discharge | Charged device model (CDM), per JEDEC specification JESD22-C101\ ⁽²⁾ | ±1000 | v |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

See (1)

| | | | MIN | MAX | UNIT | |
|-----------------|--|------------------------------------|------|-----------------|------|--|
| V | Supply voltage | Operating | 1.65 | 5.5 | V | |
| V _{CC} | Supply voltage | Supply voltage Data retention only | | | | |
| VI | Input voltage | | 0 | 5.5 | V | |
| Vo | Output voltage | | 0 | V _{CC} | V | |
| | | V _{CC} = 1.65 V | | -4 | | |
| | V _{CC} = 2.3 VHigh-level output current | $V_{CC} = 2.3 V$ | | -8 | | |
| I _{OH} | | N 2 N | | -16 | mA | |
| | $V_{CC} = 3 V$ | | | -24 | | |
| | | V _{CC} = 4.5 V | | -32 | | |
| | | V _{CC} = 1.65 V | | 4 | | |
| | | V _{CC} = 2.3 V | | 8 | | |
| I _{OL} | Low-level output current | N | | 16 | mA | |
| | $V_{CC} = 3 V$ | | | 24 | | |
| | | V _{CC} = 4.5 V | | 32 | | |
| - | | BGA package | -40 | 85 | °C | |
| T _A | Operating free-air temperature All other package | | -40 | 125 | -0 | |

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating* CMOS Inputs, SCBA004.

6.4 Thermal Information

| | | | SN74L | /C1G97 | | |
|-------------------------------|--|--------------|------------|-----------|-------------|------|
| THERMAL METRIC ⁽¹⁾ | | DBV (SOT-23) | DCK (SC70) | DRL (SOT) | YZP (DSBGA) | UNIT |
| | | 6 PINS | 6 PINS | 6 PINS | 6 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 165 | 259 | 142 | 123 | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| | TEST CONDITIONS | | –40°C | –40°C | | | |
|--|---|-----------------|-----------------------|------------------------|-----------------------|------------------------|------|
| PARAMETER | | V _{cc} | MIN | TYP ⁽¹⁾ MAX | MIN | TYP ⁽¹⁾ MAX | UNIT |
| | | 1.65 V | 0.79 | 1.16 | 0.79 | 1.16 | |
| V _{T+} | | 2.3 V | 1.11 | 1.56 | 1.11 | 1.56 | |
| Positive-going input | | 3 V | 1.5 | 1.87 | 1.5 | 1.87 | V |
| threshold voltage | | 4.5 V | 2.16 | 2.74 | 2.16 | 2.74 | |
| | | 5.5 V | 2.61 | 3.33 | 2.61 | 3.33 | |
| | | 1.65 V | 0.35 | 0.62 | 0.35 | 0.62 | |
| V _{T-} | | 2.3 V | 0.58 | 0.87 | 0.58 | 0.87 | |
| Negative-going input | | 3 V | 0.84 | 1.19 | 0.84 | 1.19 | V |
| hreshold voltage | | 4.5 V | 1.41 | 1.9 | 1.41 | 1.9 | |
| | | 5.5 V | 1.87 | 2.29 | 1.87 | 2.29 | |
| | | 1.65 V | 0.3 | 0.62 | 0.3 | 0.62 | |
| | | 2.3 V | 0.4 | 0.8 | 0.4 | 0.8 | |
| ΔV _T Hysteresis (V _{T+} – V _{T-}) | | 3 V | 0.53 | 0.87 | 0.53 | 0.87 | V |
| $v_{T+} = v_{T-}$ | | 4.5 V | 0.71 | 1.04 | 0.71 | 1.04 | |
| | | 5.5 V | 0.71 | 1.11 | 0.71 | 1.11 | |
| | I _{OH} = -100 μA | 1.65 V to 5.5 V | V _{CC} – 0.1 | | V _{CC} - 0.1 | | |
| | I _{OH} = -4 mA | 1.65 V | 1.2 | | 1.2 | | |
| | I _{OH} = -8 mA | 2.3 V | 1.9 | | 1.9 | | ., |
| V _{он} | I _{OH} = -16 mA | <u> </u> | 2.4 | | 2.4 | | - V |
| | I _{OH} = -24 mA | 3 V | 2.3 | | 2.3 | | |
| | I _{OH} = -32 mA | 4.5 V | 3.8 | | 3.8 | | |
| | I _{OL} = 100 μA | 1.65 V to 5.5 V | | 0.1 | | 0.1 | |
| | I _{OL} = 4 mA | 1.65 V | | 0.45 | | 0.45 | |
| | I _{OL} = 8 mA | 2.3 V | | 0.3 | | 0.3 | ., |
| / _{OL} | I _{OL} = 16 mA | 0.14 | | 0.4 | | 0.45 | V |
| | I _{OL} = 24 mA | - 3 V | | 0.55 | | 0.55 | |
| | I _{OL} = 32 mA | 4.5 V | | 0.55 | | 0.58 | |
| I | $V_{I} = 5.5 \text{ V or GND}$ | 0 to 5.5 V | | ±5 | | ±5 | μA |
| off | $V_{\rm I}$ or $V_{\rm O}$ = 5.5 V | 0 | | ±10 | | ±10 | μA |
| сс | $V_{I} = 5.5 \text{ V or GND}, I_{O} = 0$ | 1.65 V to 5.5 V | | 10 | | 10 | μA |
| ۲ICC | One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND | 3 V to 5.5 V | | 500 | | 500 | μA |
| C _I | $V_{I} = V_{CC}$ or GND | 3.3 V | | 3.5 | | 3.5 | pF |

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SN74LVC1G97

SCES416N-DECEMBER 2002-REVISED JANUARY 2017

www.ti.com

6.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

| | | | | | | - | –40°C T | O 85°C | | | | |
|-----|-----------|-----------------|----------------|----------------------------|------|----------------------------|---------|---------------------------|-----|---------------------------|-----|------|
| | PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = ± 0.1 | | V _{CC} = ± 0.2 | | V _{CC} = ± 0. | | V _{CC} = ± 0. | | UNIT |
| | | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| tpo | d | Any In | Y | 3.2 | 14.4 | 2 | 8.3 | 1.5 | 6.3 | 1.1 | 5.1 | ns |

6.7 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

| | | | | | - | 40°C T | O 125°C | | | | | | | | | | |
|-----------------|-----------------|----------------|-------------------------------------|------|-----|--------|---------|-----|-----|-----|----|--|--|--|----------------------------------|--|------|
| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 1.8 V ± 0.15 V | | | | | | | | | | | | V _{CC} = 5 V ± 0.5 V | | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | | | | | | | |
| t _{pd} | Any In | Y | 3.2 | 16.4 | 2 | 9.3 | 1.5 | 7.3 | 1.1 | 6.1 | ns | | | | | | |

6.8 **Operating Characteristics**

$T_A = 25^{\circ}C$

| | PARAMETER | TEST | V _{CC} = 1.8 V | $V_{CC} = 2.5 V$ | $V_{CC} = 3.3 V$ | $V_{CC} = 5 V$ | UNIT |
|------------|-------------------------------|------------|-------------------------|------------------|------------------|----------------|------|
| FARAINETER | | CONDITIONS | TYP | TYP | TYP | TYP | UNIT |
| C_{pd} | Power dissipation capacitance | f = 10 MHz | 22 | 23 | 23 | 26 | pF |

6.9 Typical Characteristics




Figure 1. Power Dissipation Capacitance vs Power Supply Voltage



V

0 V

٧ı

nν

VI

0 V

VoL

Vон

≈0 V

V_{LOAD}/2

Vм


- t_{PLZ}

Voi +

t_{PH7}

 $V_{OH} - V_{\Delta}$

Parameter Measurement Information 7



| TEST | S1 |
|------------------------------------|-------------------|
| t _{PLH} /t _{PHL} | Open |
| t _{PLZ} /t _{PZL} | V _{LOAD} |
| t _{PHZ} /t _{PZH} | GND |

VM

th

VM

t_{su}

VM

VM

٧м

Vм


VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES

LOW- AND HIGH-LEVEL ENABLING

VOLTAGE WAVEFORMS

| | INPUTS | | | | • | _ | |
|-----------------|-----------------|--------------------------------|--------------------|---------------------|-------|--------------|--------------|
| V _{CC} | VI | t _r /t _f | V _M | V _{LOAD} | CL | RL | V_{Δ} |
| 1.8 V ± 0.15 V | V _{CC} | ≤2 ns | V _{CC} /2 | 2 × V _{CC} | 30 pF | 1 k Ω | 0.15 V |
| 2.5 V ± 0.2 V | V _{CC} | ≤2 ns | V _{CC} /2 | 2 × V _{CC} | 30 pF | 500 Ω | 0.15 V |
| 3.3 V ± 0.3 V | 3 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V |
| 5 V ± 0.5 V | V _{CC} | ≤2.5 ns | V _{CC} /2 | $2 \times V_{CC}$ | 50 pF | 500 Ω | 0.3 V |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 W.

(see Note B)

D. The outputs are measured one at a time, with one transition per measurement.

 V_{OL}

- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

INSTRUMENTS

8 Detailed Description

8.1 Overview


This configurable multiple-function gate is designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC1G97 device features configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose variations of common logic functions, like AND, OR, and NOT. All inputs can be connected to V_{CC} or GND.

This device functions as an independent gate, but because of Schmitt action, it may have different input threshold levels for positive-going (V_{T+}) and negative-going (V_{T-}) signals.

This device is fully-specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

8.2 Functional Block Diagram



8.3 Feature Description

The SN74LVC1G97 device has a wide operating V_{CC} range of 1.65 V to 5.5 V, which allows use in a broad range of systems. The 5.5-V I/Os allow down translation and also allow voltages at the inputs when $V_{CC} = 0$ V.

8.4 Device Functional Modes

Table 1 shows the functional modes of SN74LVC1G97.

| | INPUTS | OUTPUT | |
|-----|--------|--------|---|
| In2 | In1 | In0 | Y |
| L | L | L | L |
| L | L | Н | L |
| L | Н | L | Н |
| L | Н | Н | Н |
| н | L | L | L |
| н | L | н | Н |
| Н | Н | L | L |
| Н | Н | Н | Н |

Table 1. Function Table



SCES416N – DECEMBER 2002 – REVISED JANUARY 2017

www.ti.com

| LOGIC FUNCTION | FIGURE NUMBER |
|---|---------------|
| 2-to-1 data selector | Figure 3 |
| 2-input AND gate | Figure 4 |
| 2-input OR gate with one inverted input | Figure 5 |
| 2-input NAND gate with one inverted input | Figure 5 |
| 2-input AND gate with one inverted input | Figure 6 |
| 2-input NOR gate with one inverted input | Figure 6 |
| 2-input OR gate | Figure 7 |
| Inverter | Figure 8 |
| Noninverted buffer | Figure 9 |

Table 2. Function Selection Table




Figure 3. 2-to-1 Data Selector





Figure 4. 2-Input AND Gate















Figure 6. 2-Input AND Gate With One Inverted Input 2-Input NOR Gate With One Inverted Input












Figure 9. Noninverted Buffer



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Validate and test the design implementation to confirm system functionality.

9.1 Application Information

The SN74LVC1G97 device offers flexible configuration for many design applications. This example describes basic power sequencing using the AND gate configuration. Power sequencing is often used in applications that require a processor or other delicate device with specific voltage timing requirements in order to protect the device from malfunctioning.





Figure 10. Simplified Application

9.2 Typical Application





9.2.1 Design Requirements

- Recommended input conditions:
 - For rise time and fall time specifications, see $\Delta t/\Delta v$ in the *Recommended Operating Conditions* table.
 - For specified high and low levels, see V_{IH} and V_{IL} in the *Recommended Operating Conditions* table.
 - Inputs and outputs are overvoltage tolerant and can therefore go as high as 5.5 V at any valid V_{CC}.
- Recommended output conditions:
 - Load currents must not exceed ±50 mA.
- Frequency selection criterion:
 - Figure 12 illustrates the effects of frequency on output current.
 - Added trace resistance and capacitance can reduce maximum frequency capability. Follow the layout practices listed in the *Layout* section.

Typical Application (continued)

9.2.2 Detailed Design Procedure

The SN74LVC1G97 device uses CMOS technology and has balanced output drive. Avoid bus contentions that can drive currents that can exceed maximum limits.

The SN74LVC1G97 allows for performing logical Boolean functions with digital signals. Maintain input signals as close as possible to either 0 V or V_{CC} for optimal operation.

9.2.3 Application Curve




Figure 12. Simulated Input-to-Output Voltage Response Showing Propagation Delay at V_{CC} = 5 V

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the *Recommended Operating Conditions* table.

To prevent power disturbance, ensure good bypass capacitance for each V_{CC} terminal. For devices with a singlesupply, a 0.1-µF bypass capacitor is recommended. If multiple pins are labeled V_{CC}, then a 0.01-µF or 0.022-µF capacitor is recommended for each V_{CC} because the V_{CC} pins are tied together internally. For devices with dual supply pins operating at different voltages, for example V_{CC} and V_{DD}, a 0.1-µF bypass capacitor is recommended for each supply pin. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1 µF and 1 µF are commonly used in parallel. Place the bypass capacitor as close to the power terminal as possible for best results.



11 Layout

11.1 Layout Guidelines

When using multiple-bit logic devices, inputs must never float.

In many cases, functions (or parts of functions) of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or when only 3 of the 4 buffer gates are used. Such input pins must not be left unconnected, because the undefined voltages at the outside connections result in undefined operational states. Figure 13 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it disables the output section of the part when asserted, which does not disable the input section of the I/Os. Therefore, the I/Os cannot float when disabled.

11.2 Layout Example




Figure 13. Layout Diagrams

TEXAS INSTRUMENTS

www.ti.com

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Implications of Slow or Floating CMOS Inputs, SCBA004
- Selecting the Right Texas Instruments Signal Switch, SZZA030

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

NanoFree, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



12-Jul-2018

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | | Pins | - | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|-------------------|--------|--------------|---------|------|------|----------------------------|------------------|--------------------|--------------|--------------------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| SN74LVC1G97DBVR | ACTIVE | SOT-23 | DBV | 6 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (C975, C97K, C97R) | Samples |
| SN74LVC1G97DBVRE4 | ACTIVE | SOT-23 | DBV | 6 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (C975, C97K, C97R) | Samples |
| SN74LVC1G97DBVRG4 | ACTIVE | SOT-23 | DBV | 6 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (C975, C97K, C97R) | Samples |
| SN74LVC1G97DBVT | ACTIVE | SOT-23 | DBV | 6 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (C975, C97K, C97R) | Samples |
| SN74LVC1G97DBVTG4 | ACTIVE | SOT-23 | DBV | 6 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (C975, C97K, C97R) | Samples |
| SN74LVC1G97DCKR | ACTIVE | SC70 | DCK | 6 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (CS5, CSF, CSK, CS R) | Samples |
| SN74LVC1G97DCKRE4 | ACTIVE | SC70 | DCK | 6 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (CS5, CSF, CSK, CS R) | Samples |
| SN74LVC1G97DCKRG4 | ACTIVE | SC70 | DCK | 6 | 3000 | TBD | Call TI | Call TI | -40 to 125 | (CS5, CSF, CSK, CS R) | Samples |
| SN74LVC1G97DCKT | ACTIVE | SC70 | DCK | 6 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (CS5, CSF, CSK, CS R) | Samples |
| SN74LVC1G97DCKTG4 | ACTIVE | SC70 | DCK | 6 | 250 | TBD | Call TI | Call TI | -40 to 125 | (CS5, CSF, CSK, CS R) | Samples |
| SN74LVC1G97DRLR | ACTIVE | SOT-5X3 | DRL | 6 | 4000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (CS7, CSR) | Samples |
| SN74LVC1G97DRLRG4 | ACTIVE | SOT-5X3 | DRL | 6 | 4000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (CS7, CSR) | Samples |
| SN74LVC1G97DRYR | ACTIVE | SON | DRY | 6 | 5000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | CS | Samples |
| SN74LVC1G97DSFR | ACTIVE | SON | DSF | 6 | 5000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | CS | Samples |
| SN74LVC1G97YZPR | ACTIVE | DSBGA | YZP | 6 | 3000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | CSN | Samples |

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.



12-Jul-2018

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC1G97 :

Automotive: SN74LVC1G97-Q1

Enhanced Product: SN74LVC1G97-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | _ . | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| SN74LVC1G97DBVR | SOT-23 | DBV | 6 | 3000 | 180.0 | 8.4 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| SN74LVC1G97DBVR | SOT-23 | DBV | 6 | 3000 | 178.0 | 9.2 | 3.3 | 3.23 | 1.55 | 4.0 | 8.0 | Q3 |
| SN74LVC1G97DBVT | SOT-23 | DBV | 6 | 250 | 178.0 | 9.2 | 3.3 | 3.23 | 1.55 | 4.0 | 8.0 | Q3 |
| SN74LVC1G97DCKR | SC70 | DCK | 6 | 3000 | 178.0 | 9.2 | 2.4 | 2.4 | 1.22 | 4.0 | 8.0 | Q3 |
| SN74LVC1G97DCKR | SC70 | DCK | 6 | 3000 | 178.0 | 9.0 | 2.4 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74LVC1G97DCKR | SC70 | DCK | 6 | 3000 | 180.0 | 9.2 | 2.3 | 2.55 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74LVC1G97DCKT | SC70 | DCK | 6 | 250 | 180.0 | 9.2 | 2.3 | 2.55 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74LVC1G97DCKT | SC70 | DCK | 6 | 250 | 178.0 | 9.0 | 2.4 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74LVC1G97DCKT | SC70 | DCK | 6 | 250 | 178.0 | 9.2 | 2.4 | 2.4 | 1.22 | 4.0 | 8.0 | Q3 |
| SN74LVC1G97DRLR | SOT-5X3 | DRL | 6 | 4000 | 180.0 | 8.4 | 1.98 | 1.78 | 0.69 | 4.0 | 8.0 | Q3 |
| SN74LVC1G97DRLR | SOT-5X3 | DRL | 6 | 4000 | 180.0 | 9.5 | 1.78 | 1.78 | 0.69 | 4.0 | 8.0 | Q3 |
| SN74LVC1G97DRYR | SON | DRY | 6 | 5000 | 180.0 | 9.5 | 1.15 | 1.6 | 0.75 | 4.0 | 8.0 | Q1 |
| SN74LVC1G97DSFR | SON | DSF | 6 | 5000 | 180.0 | 9.5 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q2 |
| SN74LVC1G97YZPR | DSBGA | YZP | 6 | 3000 | 178.0 | 9.2 | 1.02 | 1.52 | 0.63 | 4.0 | 8.0 | Q1 |

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

3-Aug-2017



| *All dimensions are nominal | | | | | | | |
|-----------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| SN74LVC1G97DBVR | SOT-23 | DBV | 6 | 3000 | 202.0 | 201.0 | 28.0 |
| SN74LVC1G97DBVR | SOT-23 | DBV | 6 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G97DBVT | SOT-23 | DBV | 6 | 250 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G97DCKR | SC70 | DCK | 6 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G97DCKR | SC70 | DCK | 6 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G97DCKR | SC70 | DCK | 6 | 3000 | 205.0 | 200.0 | 33.0 |
| SN74LVC1G97DCKT | SC70 | DCK | 6 | 250 | 205.0 | 200.0 | 33.0 |
| SN74LVC1G97DCKT | SC70 | DCK | 6 | 250 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G97DCKT | SC70 | DCK | 6 | 250 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G97DRLR | SOT-5X3 | DRL | 6 | 4000 | 202.0 | 201.0 | 28.0 |
| SN74LVC1G97DRLR | SOT-5X3 | DRL | 6 | 4000 | 184.0 | 184.0 | 19.0 |
| SN74LVC1G97DRYR | SON | DRY | 6 | 5000 | 184.0 | 184.0 | 19.0 |
| SN74LVC1G97DSFR | SON | DSF | 6 | 5000 | 184.0 | 184.0 | 19.0 |
| SN74LVC1G97YZPR | DSBGA | YZP | 6 | 3000 | 220.0 | 220.0 | 35.0 |

DRL (R-PDSO-N6)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. B. This drawing is subject to change without notice.


🖄 Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.

D. JEDEC package registration is pending.



DRL (R-PDSO-N6)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



GENERIC PACKAGE VIEW

USON - 0.6 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4207181/G

DRY0006A



PACKAGE OUTLINE

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.



DRY0006A

EXAMPLE BOARD LAYOUT

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).



DRY0006A

EXAMPLE STENCIL DESIGN

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
 - A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
 - È Falls within JEDEC MO-178 Variation AB, except minimum lead width.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



MECHANICAL DATA

PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

DSF (S-PX2SON-N6)

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing Per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration MO-287, variation X2AAF.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- H. Component placement force should be minimized to prevent excessive paste block deformation.




YZP0006



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. NanoFree[™] package configuration.



YZP0006

EXAMPLE BOARD LAYOUT

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



YZP0006

EXAMPLE STENCIL DESIGN

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AB.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated