SN65HVD3080E





LOW-POWER RS-485 FULL-DUPLEX DRIVERS/RECEIVERS

Check for Samples: SN65HVD3080E, SN65HVD3083E, SN65HVD3086E

FEATURES


- Low Quiescent Power
 - 375 μA (Typical) Enabled Mode
 - 2 nA (Typical) Shutdown Mode
- Small MSOP Package
- 1/8 Unit-Load—Up to 256 Nodes per Bus
- 16 kV Bus-Pin ESD Protection, 6 kV All Pins
- Failsafe Receiver (Bus Open, Short, Idle)
- TIA/EIA-485A Standard Compliant
- RS-422 Compatible
- Power-Up, Power-Down Glitch-Free Operation

APPLICATIONS

- Motion Controllers
- Point-of-Sale (POS) Terminals
- Rack-to-Rack Communications
- Industrial Networks
- Power Inverters
- Battery-Powered Applications
- Building Automation

DGS PACKAGE (TOP VIEW) R 1 10 V_{CC} 9 A DE 3 8 B D 4 7 Z GND 5 6 Y





NC - No internal connection

Pins 6 and 7 are connected together internally Pins 13 and 14 are connected together internally

DESCRIPTION


Each of these devices is a balanced driver and receiver designed for full-duplex RS-485 or RS-422 data bus networks. Powered by a 5-V supply, they are fully compliant with the TIA/EIA-485A standard.

With controlled bus output transition times, the devices are suitable for signaling rates from 200 kbps to 20 Mbps.

The devices are designed to operate with a low supply current, less than 1 mA (typical), exclusive of the load. When in the inactive shutdown mode, the supply current drops to a few nanoamps, making these devices ideal for power-sensitive applications.

The wide common-mode range and high ESD protection levels of these devices make them suitable for demanding applications such as motion controllers, electrical inverters, industrial networks, and cabled chassis interconnects where noise tolerance is essential.

These devices are characterized for operation over the temperature range -40°C to 85°C



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

PART NUMBER	SIGNALING RATE	PACKAGE ⁽¹⁾	MARKED AS
SN65HVD3080E	200 kbps		BTT
SN65HVD3083E	1 Mbps	DGS, DGSR 10-pin MSOP (2)	BTU
CNCELIVE 200CE	20 Mbps		BTF
SN65HVD3086E	20 Mbps	D 14-pin SOIC	HVD3086

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

		UNIT
V _{cc}	Supply voltage range (2)	−0.3 V to 7 V
$V_{(A)}, V_{(B)}, V_{(Y)}, V_{(Z)}$	Voltage range at any bus terminal (A, B, Y, Z)	−9 V to 14 V
V _(TRANS)	Voltage input, transient pulse through 100 Ω . See Figure 10 (A, B, Y, Z)	–50 to 50 V
VI	Input voltage range (D, DE, RE)	-0.3 V to V _{CC} +0.3 V
P _D	Continuous total power dissipation	See the dissipation rating table
T_J	Junction temperature	170°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

POWER DISSIPATION RATINGS

PACKAGE	T _A < 25°C	DERATING FACTOR (1) ABOVE T _A < 25°C	T _A = 85°C
10-pin MSOP (DGS)	463 mW	3.71 mW/°C	241 mW
14-pin SOIC (D)	765 mW	6.1 mW/°C	400 mW

⁽¹⁾ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

ELECTROSTATIC DISCHARGE PROTECTION

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Human Body Model ⁽¹⁾	A,B,Y,Z, and GND		16		kV
	All pins		6		kV
Charged Device Mode (2)	All pins		1.5		kV
Machine Model ⁽³⁾	All pins		400		٧

Tested in accordance JEDEC Standard 22, Test Method A114-A. Bus pin stressed with respect to a common connection of GND and V_{CC}.

⁽²⁾ The R suffix indicated tape and reel.

⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

⁽²⁾ Tested in accordance JEDEC Standard 22, Test Method C101.

⁽³⁾ Tested in accordance JEDEC Standard 22, Test Method A115.



SUPPLY CURRENT

over recommended operating conditions unless otherwise noted

		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		RE at 0 V, D and DE at V _{CC} , No load	Receiver enabled, Driver enabled		375	750	μΑ
	Cumply ourrant	RE at 0 V, D and DE at 0 V, No load	Receiver enabled, Driver disabled		300	680	μΑ
Icc	Supply current	RE at V _{CC} , D and DE at V _{CC} , No load	Receiver disabled, Driver enabled		240	600	μΑ
		RE and D at V _{CC} , DE at 0 V, No load	Receiver disabled, Driver disabled		2	1000	nA

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range unless otherwise noted

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.5	5	5.5	V
V_{I} or V_{IC}	Voltage at any bus terminal (separately or common mode)	-7 ⁽¹⁾		12	
V _{IH}	High-level input voltage	D, DE, RE	2		V_{CC}	
V _{IL}	Low-level input voltage	D, DE, RE	0		0.8	V
.,	Differential input voltage		-12		12	V
V_{ID}		Dynamic , See Figure 11				V
	High level autout august	Driver	-60			^
I _{OH}	High-level output current	Receiver	-10			mA
	Law law allow days days and	Driver			60	1
I _{OL} Lo	Low-level output current	Receiver			10	mA
TJ	Junction temperature				150	00
T _A	Ambient still-air temperature		-40		85	°C

⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.



DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		No load, I _O = 0	3	4.3	V_{CC}	
IV I	Differential cutout valence	$R_L = 54 \Omega$, See Figure 1	1.5	2.3		V
V _{OD}	Differential output voltage	V _{test} = -7 V to 12 V, See Figure 2	1.5			V
		$R_L = 100 \Omega$, See Figure 1	2			
$\Delta V_{OD} $	Change in magnitude of differential output voltage	$R_L = 54 \Omega$, See Figure 1 and Figure 2	-0.2	0	0.2	V
V _{OC(SS)}	Steady-state common-mode output voltage		1	2.6	3	
$\Delta V_{OC(SS)}$	Common-mode output voltage (Dominant)	See Figure 3	-0.1	0	0.1	V
V _{OC(PP)}	Peak-to-peak common-mode output voltage			0.5		
		$V_{CC} = 0 \text{ V}, V_{(Z)} \text{ or } V_{(Y)} = 12 \text{ V}$ Other input at 0 V			1	
$I_{Z(Y)}$ or		$V_{CC} = 0 \text{ V}, V_{(Z)} \text{ or } V_{(Y)} = -7 \text{ V}$ Other input at 0 V	-1			
$I_{Z(Z)}$	High-impedance state output current	$V_{CC} = 5 \text{ V}, V_{(Z)} \text{ or } V_{(Y)} = 12 \text{ V}$ Other input at 0 V			1	μΑ
		$V_{CC} = 5 \text{ V}, V_{(Z)} \text{ or } V_{(Y)} = -7 \text{ V}$ Other input at 0 V	-1			
I _I	Input current	D, DE	-100		100	μΑ
los	Short-circuit output current	-7 V ≤ V _O ≤ 12 V	-250		250	mA

DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		HVD3080E			0.7	1.3	μs
t _{PLH} , t _{PHL}	Propagation delay time, low-to-high-level output Propagation delay time, high-to-low-level output	HVD3083E			150	500	ns
PHL.	Propagation delay time, high-to-low-level output	HVD3086E			12	20	ns
		HVD3080E	$R_1 = 54 \Omega$	0.5	0.9	1.5	μs
t _r , t _f	Differential output signal rise time Differential output signal fall time	HVD3083E	$C_{L} = 50 \text{ pF},$		200	300	ns
ч	Dinoronial output orginal fail timo	HVD3086E	See Figure 4		7	15	ns
		HVD3080E			20	200	ns
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})	HVD3083E			5	50	ns
		HVD3086E			1.4	5	ns
		HVD3080E			2.5	7	μs
t_{PZH}	Propagation delay time, high-impedance-to-high-level output	HVD3083E			1	2.5	μs
	gpodd.ioo togoto. od.pot	HVD3086E	R_L = 110 Ω, RE at 0 V,		13	30	ns
		HVD3080E	See Figure 5		80	200	ns
t_{PHZ}	Propagation delay time, high-level-to-high-impedance output	HVD3083E			60	100	ns
	3 1 1 1 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	HVD3086E			12	30	ns
		HVD3080E			2.5	7	μs
t_{PZL}	Propagation delay time, high-impedance-to-low-level output	HVD3083E			1	2.5	μs
		HVD3086E	R_L = 110 Ω, RE at 0 V,		13	30	ns
		HVD3080E	See Figure 6		80	200	ns
t_{PLZ}	Propagation delay time, low-level-to-high-impedance output	HVD3083E			60	100	ns
	•	HVD3086E			12	30	ns
$t_{\text{PZH}},$	Propagation delay time, standby-to-high-level output (S	See Figure 5)	$R_1 = 110 \Omega$, \overline{RE} at 3 V		3.5	7	He
t_{PZL}	Propagation delay time, standby-to-low-level output (Se	ee Figure 6)	N _L = 110 12, N _L at 3 V		3.3	′	μs



RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETE	R	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going differential	input threshold voltage	I _O = -10 mA		-0.08	-0.01	
V _{IT-}	Negative-going differentia voltage	I input threshold	I _O = 10 mA	-0.2	-0.1		V
V _{hys}	Hysteresis voltage (V _{IT+} -	V _{IT-})			30		mV
V _{OH}	High-level output voltage		V _{ID} = 200 mV, I _{OH} = -10 mA, See Figure 7 and Figure 8	4	4.6		V
V _{OL}	Low-level output voltage		V _{ID} = -200 mV, I _{OH} = 10 mA, See Figure 7 and Figure 8		0.15	0.4	V
I _{OZ}	High-impedance-state out	put current	$V_O = 0$ or V_{CC}	-1		1	μΑ
			V_A or $V_B = 12 V$		0.04	0.11	
	Due insult summent	Oth an immed at 01/	V_A or $V_B = 12 \text{ V}$, $V_{CC} = 0 \text{ V}$		0.06	0.13	A
H	Bus input current	Other input at 0V	V_A or $V_B = -7 V$	-0.1	-0.04		mA
			V_A or $V_B = -7 \text{ V}$, $V_{CC} = 0 \text{ V}$	-0.05	-0.03		
I _{IH}	High-level input current		V _{IH} = 2 V	-60	-30		μΑ
I _{IL}	Low-level input current		V _{IL} = 0.8 V	-60	-30		μΑ
C_{ID}	Differential input capacita	nce	V _I = 0.4 sin (4E6πt) + 0.5 V		7		pF

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output	V _{ID} = -1.5 V to 1.5 V, C _L = 15 pF, See Figure 8			75	100	
t _{PHL}	Propagation delay time, high-to-low-level output				79	100	
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})				4	10	ns
t _r	Output signal rise time				1.5	3	
t _f	Output signal fall time				1.8	3	
t _{PZH} ,	Output could fine		DE at V _{CC} , See Figure 9		10	50	ns
t _{PZL}	Output enable time	From standby	DE at GND, See Figure 9		1.7	3.5	μs
t _{PHZ,} t _{PLZ}	Output disable time	DE at GND or V _{CC} , See Figure 9			7	50	ns



PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver V_{OD} Test Circuit and Current Definitions




Figure 2. Driver V_{OD} With Common-Mode Loading Test Circuit




Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage




Figure 4. Driver Switching Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 5. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 6. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 7. Receiver Voltage and Current Definitions




Figure 8. Receiver Switching Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)





Figure 9. Receiver Enable and Disable Test Circuit and Voltage Waveforms



A. This test is conducted to test survivability only. Data stability at the R output is not specified.

Figure 10. Transient Overvoltage Test Circuit



DEVICE INFORMATION




Figure 11. Recommended Minimum Differential Input Voltage vs Signaling Rate

FUNCTION TABLES

DRIVER⁽¹⁾

INPUT	ENABLE	OUTPUTS		
D	DE	Y	Z	
Н	Н	Н	L	
L	Н	L	Н	
X	L or OPEN	Z	Z	
Open	Н	Н	L	

 H = high level, L = low level, Z = high impedance, X = irrelevant, ? = indeterminate

RECEIVER(1)

DIFFERENTIAL INPUTS $V_{ID} = V_{(A)} - V_{(B)}$	ENABLE RE	OUTPUT R
V _{ID} ≤ -0.2 V	L	L
$-0.2 \text{ V} < \text{V}_{\text{ID}} < -0.01 \text{ V}$	L	?
-0.01 V ≤ V _{ID}	L	Н
X	H or OPEN	Z
Open Circuit	L	Н
BUS Idle	L	Н
Short Circuit	L	Н

(1) H = high level, L = low level, Z = high impedance, X = irrelevant, ? = indeterminate




DEVICE ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)


	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _(AVG)	Average power dissipation	R_L = 60 Ω , Input to D a 500-kHz 50% duty cycle square-wave	85	109	136	mW


EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS







TYPICAL CHARACTERISTICS











TYPICAL CHARACTERISTICS (continued)

DIFFERENTIAL OUTPUT VOLTAGE

DIFFERENTIAL OUTPUT CURRENT 5.0 T_A = 25°C 4.5 $V_{CC} = 5 V$ $R_L = 120 \Omega$ V_{OD} - Differential Output Voltage - V 4.0 3.5 3.0 $R_L = 60 \Omega$ 2.5 2.0 1.5 1.0 0.5 0.0 0 20 50 IO - Differential Output Current - mA

Figure 16.

RECEIVER OUTPUT VOLTAGE




Figure 17.



APPLICATION INFORMATION

Hot-Plugging

These devices are designed to operate in "hot swap" or "hot pluggable" applications. Key features for hot-pluggable applications are power-up, power-down glitch free operation, default disabled input/output pins, and receiver failsafe. An internal Power-On Reset circuit keeps the outputs in a high-impedance state until the supply voltage has reached a level at which the device will reliably operate. This ensures that no spurious transitions (glitches) will occur on the bus pin outputs as the power supply turns on or turns off.

As shown in the device FUNCTION TABLES, the ENABLE inputs have the feature of default disable on both the driver enable and receiver enable. This ensures that the device will neither drive the bus nor report data on the R pin until the associated controller actively drives the enable pins.



REVISION HISTORY

Changes from Revision B (March 2007) to Revision C	Page
Added D package	1
Added D package and information to Ordering Information	2
Added D package information to Power Dissipation Ratings	2
Changed Electrostatic Discharge Protection	2
Changed Supply Current information	3
Changed Receiver Switching Characteristics	5
Changed Figure 5	7
Changed Figure 6	
Changes from Revision C (December 2009) to Revision D Added Differential input voltage dynamic to RECOMMENDED OPERATING CONDITIONS	Page
 Added Differential input voltage dynamic to RECOMMENDED OPERATING CONDITIONS Added Figure 11 	
Changes from Revision D (January 2011) to Revision E	Page
Added Power-Up, Power-Down Glitch-Free Operation to FEATURES	1
Changed ENABLE in DRIVER FUNCTION TABLE from L to L or OPEN	
Changed ENABLE in RECEIVER FUNCTION TABLE from H to H or OPEN	9
Added APPLICATION INFORMATION section	





12-Aug-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN65HVD3080EDGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	(6) CU NIPDAU Call TI	(3) Level-2-260C-1 YEAR	-40 to 85	(4/5) BTT	Samples
SN65HVD3080EDGSG4	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	-40 to 85	BTT	Samples
SN65HVD3080EDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ВТТ	Samples
SN65HVD3083EDGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTU	Samples
SN65HVD3083EDGSG4	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTU	Samples
SN65HVD3083EDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU Call TI	Level-2-260C-1 YEAR	-40 to 85	BTU	Samples
SN65HVD3086ED	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		HVD3086E	Samples
SN65HVD3086EDGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU Call TI	Level-2-260C-1 YEAR	-40 to 85	BTF	Samples
SN65HVD3086EDGSG4	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	-40 to 85	BTF	Samples
SN65HVD3086EDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTF	Samples
SN65HVD3086EDGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTF	Samples
SN65HVD3086EDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		HVD3086E	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

12-Aug-2017

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are norminal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD3080EDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3083EDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3086EDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3086EDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD3080EDGSR	VSSOP	DGS	10	2500	367.0	367.0	35.0
SN65HVD3083EDGSR	VSSOP	DGS	10	2500	367.0	367.0	35.0
SN65HVD3086EDGSR	VSSOP	DGS	10	2500	367.0	367.0	35.0
SN65HVD3086EDR	SOIC	D	14	2500	367.0	367.0	38.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



DGS (S-PDSO-G10)

PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.