

UCC20225

SLUSCV8A - APRIL 2017-REVISED FEBRUARY 2018

UCC20225 2.5-kV_{RMS} Isolated Dual-Channel Gate Driver with Single Input in LGA

Features

- Single Input, Dual Output with Programmable Deadtime
- 5-mm x 5-mm Space-Saving LGA-13 Package
- Switching Parameters:
 - 19-ns Typical Propagation Delay
 - 5-ns Maximum Delay Matching
 - 6-ns Maximum Pulse-Width Distortion
- CMTI Greater than 100-V/ns
- 4-A Peak Source, 6-A Peak Sink Output
- TTL and CMOS Compatible Inputs
- 3-V to 18-V Input VCCI Range
- Up to 25-V VDD with 8-V UVLO
- Programmable Dead Time
- Rejects Input Transients Shorter than 5-ns
- Fast Disable for Power Sequencing
- Safety-Related Certifications:
 - 3535-V_{PK} Isolation per DIN V VDE V 0884-11:2017-01
 - 2500-V_{RMS} Isolation for 1 Minute per UL 1577
 - CQC Certification per GB4943.1-2011

Applications

- Server, Telecom, IT and Industrial Infrastructures
- AC-to-DC Power Supplies
- Motor Drive and DC-to-AC Solar Inverters
- **HEV and BEV Battery Chargers**

3 Description

The UCC20225 is an isolated single input, dualoutput gate driver with 4-A source and 6-A sink peak current in a 5-mm x 5-mm LGA-13 package. It is designed to drive power transistors up to 5-MHz with best-in-class propagation delay and pulse-width distortion.

The input side is isolated from the two output drivers by a 2.5-kV_{RMS} isolation barrier, with minimum 100-V/ns common-mode transient immunity (CMTI). Internal functional isolation between the two outputside drivers allows working voltage up to 700-V_{DC}.

The UCC20225 allows programmable dead time (DT) through a resistor on DT pin. A disable pin shuts down both outputs simultaneously when it is set high, and allows normal operation when left open or arounded.

The device accepts VDD supply voltages up to 25-V. A wide input VCCI range from 3-V to 18-V makes the driver suitable for interfacing with both analog and digital controllers. All the supply voltage pins have under voltage lock-out (UVLO) protection.


With all these advanced features, the UCC20225 enables high power density, high efficiency, and robustness in a wide variety of power applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
UCC20225NPL	NPL LGA (13)	5 mm × 5 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

Page



Table of Contents

1	Features 1		7.5 Power-up UVLO Delay to OUTPUT	16
2	Applications 1		7.6 CMTI Testing	17
3	Description 1	8	Detailed Description	. 18
4	Revision History2		8.1 Overview	18
5	Pin Configuration and Functions		8.2 Functional Block Diagram	18
6	Specifications		8.3 Feature Description	19
U	6.1 Absolute Maximum Ratings		8.4 Device Functional Modes	22
	6.2 ESD Ratings	9	Application and Implementation	. 24
	6.3 Recommended Operating Conditions		9.1 Application Information	
	6.4 Thermal Information		9.2 Typical Application	24
	6.5 Power Ratings	10	Power Supply Recommendations	. 35
	6.6 Insulation Specifications	11	Layout	
	6.7 Safety-Related Certifications		11.1 Layout Guidelines	
	6.8 Safety-Limiting Values		11.2 Layout Example	
	6.9 Electrical Characteristics	12	Device and Documentation Support	
	6.10 Switching Characteristics		12.1 Documentation Support	
	6.11 Thermal Derating Curves		12.2 Certifications	
	6.12 Typical Characteristics		12.3 Receiving Notification of Documentation Update	s 39
7	Parameter Measurement Information 15		12.4 Community Resources	39
•	7.1 Propagation Delay and Pulse Width Distortion 15		12.5 Trademarks	39
	7.2 Rising and Falling Time		12.6 Electrostatic Discharge Caution	39
	7.3 PWM Input and Disable Response Time		12.7 Glossary	
	7.4 Programable Dead Time	13	Mechanical, Packaging, and Orderable	
	To a second seco	_	Information	. 39


4 Revision History

Changes from Original (April 2017) to Revision A

•	Changed the descriptions on feature, application and description sections	1
•	Changed UL, VDE and CQC safety-related certification descriptions in features section from planned to completed	1
•	Deleted CSA certification description from the safety-related certification section	1
•	Changed detailed description for DISABLE Pin and DT Pin	3
•	Changed the testing conditions for the power ratings	5
•	Deleted test conditions for the material group on the insulation specification section	6
•	Changed the overvoltage category on the insulation specification section	
•	Changed from VDE V 0884-10:2006-12 to VDE V 0884-11:2017-01 in safety-related certifications	6
•	Changed V _{IOSM} in insulation specifications from 3535V _{PK} to 3500V _{PK}	6
•	Changed from VDE V 0884-10 to VDE V 0884-11 in insulation specification and safety-related certification table	7
•	Added certification number for for VDE, UL and CQC in safety-related certification table	7
•	Added 320-V _{RMS} maximum working voltage in the safety-related certification table	7
•	Changed table note to explain how safety-limiting values are calculated	7
•	Added minimum specifications for propagation delay t _{PDHL} and t _{PDLH}	9
•	Changed CMTI specification to be replaced by CM _H and CM _L	9
•	Added feature description for UVLO delay to OUTPUT	16
•	Added footnote on INPUT/OUTPUT logic table	20



5 Pin Configuration and Functions



Pin Functions

PIN		I/O ⁽¹⁾	DECODIDETION			
NAME NO.		1/0	DESCRIPTION			
DISABLE 5		I	Disables both driver outputs if asserted high, enables if set low or left open. This pin is pulled low internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity. Bypass using a ≈1nF low ESR/ESL capacitor close to DIS pin when connecting to a micro controller with distance.			
DT 6		I	Programmable dead time function. Tying DT to VCCI disables the DT function with dead time \approx 0ns. Leaving DT open sets the dead time to <15 ns. Placing a resistor (R _{DT}) between DT and GND adjusts dead time according to: DT (in ns) = 10 x R _{DT} (in k Ω). It is recommended to parallel a ceramic capacitor, 2.2nF or above, close to DT pin to achieve better noise immunity.			
GND 1 G Primary-side ground reference. All signals in the primary side are referenced to this ground		Primary-side ground reference. All signals in the primary side are referenced to this ground.				
NC	3	_	No internal connection.			
OUTA 12 C		0	Output of driver A. Connect to the gate of the A channel FET or IGBT. Output A is in phase with PWM input with a propagation delay			
OUTB	9	0	Output of driver B. Connect to the gate of the B channel FET or IGBT. Output B is always complementary to output A with a programmed dead time.			
PWM	2	I	PWM input has a TTL/CMOS compatible input threshold. This pin is pulled low internally if left open.			
VCCI	4	Р	Primary-side supply voltage. Locally decoupled to GND using a low ESR/ESL capacitor located as close to the device as possible.			
VCCI	7	Р	Primary-side supply voltage. This pin is internally shorted to pin 4.			
VDDA	13	Р	Secondary-side power for driver A. Locally decoupled to VSSA using a low ESR/ESL capacitor located as close to the device as possible.			
VDDB	10	Р	Secondary-side power for driver B. Locally decoupled to VSSB using a low ESR/ESL capacitor located as close to the device as possible.			
VSSA	11	G	Ground for secondary-side driver A. Ground reference for secondary side A channel.			
VSSB	8	G	Ground for secondary-side driver B. Ground reference for secondary side B channel.			

(1) P =Power, G= Ground, I= Input, O= Output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Input bias pin supply voltage	VCCI to GND	-0.3	20	V
Driver bias supply	VDDA-VSSA, VDDB-VSSB	-0.3	30	V
Output simply voltage	OUTA to VSSA, OUTB to VSSB	-0.3	V _{VDDA} +0.3, V _{VDDB} +0.3	V
ttput signal voltage	OUTA to VSSA, OUTB to VSSB, Transient for 200 ns	-2	V _{VDDA} +0.3, V _{VDDB} +0.3	V
lanut cimal valtana	PWM, DIS, DT to GND	-0.3	V _{VCCI} +0.3	V
Input signal voltage	PWM Transient for 50ns	-5	V _{VCCI} +0.3	V
Channel to channel voltage	VSSA-VSSB, VSSB-VSSA		700	V
Junction temperature, T _J ⁽²⁾		-40	150	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
VCCI	VCCI Input supply voltage	3	18	V
VDDA, VDDB	Driver output bias supply	9.2	25	V
T _A	Ambient Temperature	-40	125	°C
T_J	Junction Temperature	-40	130	°C

⁽²⁾ To maintain the recommended operating conditions for T_J , see the Thermal Information.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	UCC20225	LIMIT
	I HERMAL METRIC"	LGA (13) ⁽²⁾	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	98.0	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	48.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	78.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	26.2	
ΨЈВ	Junction-to-board characterization parameter	76.8	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Power Ratings

			VALUE	UNIT
P_D	Power dissipation by UCC20225NPL		1.25	
P _{DI}	Power dissipation by primary side of UCC20225NPL	VCCI = 18 V, VDDA/B = 12 V, PWM = 3.3 V, 3.5 MHz 50% duty cycle square wave 1-nF load	0.05	W
P _{DA} , P _{DB}	Power dissipation by each driver side of UCC20225NPL		0.60	

⁽²⁾ Standard JESD51-9 Area Array SMT Test Board (2s2p) in still air, with 12-mil dia. 1-oz copper vias connecting VSSA and VSSB to the plane immediately below (three vias for VSSA, three vias for VSSB).



6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
CLR	External clearance (1)(2)	Shortest pin-to-pin distance through air	3.5	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	3.5	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>21	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group		1	
	Overvoltage category per	Rated mains voltage ≤ 150 V _{RMS}	1-111	
	IEC 60664-1	Rated mains voltage ≤ 300 V _{RMS}	I-II	
DIN V VDE	V 0884-11 (VDE V 0884-11): 201	7-01 ⁽³⁾		
V_{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	792	V_{PK}
V_{IOWM}	Maximum working isolation	AC voltage (sine wave); time dependent dielectric breakdown (TDDB) test; (See Figure 1)	560	V_{RMS}
.011	voltage	DC Voltage	792	V_{DC}
V_{IOTM}	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$, t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$, t = 1 s (100% production)	3535	V_{PK}
V _{IOSM}	Maximum surge isolation voltage (4)	Test method per IEC 62368-1, 1.2/50 μ s waveform, V _{TEST} = 1.3 \times V _{IOSM} (qualification)	3500	V _{PK}
	Apparent charge ⁽⁵⁾	Method a, After Input/Output safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60s$; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10s$	<5	
q_{pd}		Method a, After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60s$; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10s$	<5	рС
		Method b1; At routine test (100% production) and preconditioning (type test) $V_{ini} = 1.2 \times V_{IOTM}; t_{ini} = 1 \text{ s}; \\ V_{pd(m)} = 1.5 \times V_{IORM}, t_m = 1 \text{s}$	<5	
C_{IO}	Barrier capacitance, input to output (6)	$V_{IO} = 0.4 \sin (2\pi ft)$, f =1 MHz	1.2	pF
		V _{IO} = 500 V at T _A = 25°C	> 10 ¹²	
R_{IO}	Isolation resistance, input to output	V _{IO} = 500 V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	Ω
	Catpat	V _{IO} = 500 V at T _S =150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577				
V _{ISO}	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 3000 \ V_{RMS}, \ t = 60 \ sec. $ (qualification), $V_{TEST} = 1.2 \times V_{ISO} = 3000 V_{RMS}, \ t = 1 \ sec \ (100\% \ production)$	2500	V_{RMS}

⁽¹⁾ Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.

Submit Documentation Feedback

Copyright © 2017–2018, Texas Instruments Incorporated

⁽²⁾ Package dimension tolerance ± 0.05mm.

⁽³⁾ This coupler is suitable for basic electrical insulation only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

⁽⁴⁾ Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

⁽⁵⁾ Apparent charge is electrical discharge caused by a partial discharge (pd).

⁽⁶⁾ All pins on each side of the barrier tied together creating a two-pin device.



6.7 Safety-Related Certifications

VDE	UL	CQC
Certified according to DIN V VDE V 0884-11:2017-01	Recognized under UL 1577 Component Recognition Program	Certified according to GB 4943.1-2011
Basic Insulation Maximum Transient Overvoltage, 3535 V_{PK} ; Maximum Repetitive Peak Voltage, 792 V_{PK} ; Maximum Surge Isolation Voltage, 2719 V_{PK}	Single protection, 2500 V _{RMS}	Basic Insulation, Altitude ≤ 5000 m, Tropical Climate 320-V _{RMS} maximum working voltage
Certification Number: 40016131	Certification Number: E181974	Certification Number: CQC18001186974

6.8 Safety-Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	SIDE	MIN	TYP	MAX	UNIT
I _S	Safety output supply current ⁽¹⁾	$R_{\theta JA} = 98.0^{\circ}\text{C/W}$, VDDA/B = 12 V, $T_A = 25^{\circ}\text{C}$, $T_J = 150^{\circ}\text{C}$ See Figure 2	DRIVER A, DRIVER B			50	mA
		R _{BJA} = 98.0°C/W, VDDA/B = 25 V, T _A = 25°C, T _J = 150°C	DRIVER A, DRIVER B			24	mA
	Safety supply power ⁽¹⁾		INPUT			0.05	
P _S		$R_{\theta JA} = 98.0^{\circ}C/W, T_A = 25^{\circ}C, T_J = 150^{\circ}C$	DRIVER A			0.60	W
		See Figure 3	DRIVER B			0.60	VV
			TOTAL			1.25	
T _S	Safety temperature (1)					150	°C

⁽¹⁾ The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, $R_{\theta JA}$, in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature.

 $P_S = I_S \times V_I$, where V_I is the maximum input voltage.



6.9 Electrical Characteristics

 V_{VCCI} = 3.3 V or 5 V, 0.1- μ F capacitor from VCCI to GND, V_{VDDA} = V_{VDDB} = 12 V, 1- μ F capacitor from VDDA and VDDB to VSSA and VSSB, T_A = -40°C to +125°C, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CUR	RENTS					
I _{VCCI}	VCCI quiescent current	DISABLE = VCCI		1.5	2.0	mA
I _{VDDA} , I _{VDDB}	VDDA and VDDB quiescent current	DISABLE = VCCI		1.0	1.8	mA
I _{VCCI}	VCCI operating current	(f = 500 kHz) current per channel, C _{OUT} = 100 pF		2.5		mA
I _{VDDA} , I _{VDDB}	VDDA and VDDB operating current	(f = 500 kHz) current per channel, C _{OUT} = 100 pF		2.5		mA
VCCI SUPPLY	UNDERVOLTAGE LOCKOUT THRE	SHOLDS				
V _{VCCI_ON}	Rising threshold VCCI_ON		2.55	2.7	2.85	V
V _{VCCI_OFF}	Falling threshold VCCI_OFF		2.35	2.5	2.65	V
V _{VCCI_HYS}	Threshold hysteresis			0.2		V
VDD SUPPLY	UNDERVOLTAGE LOCKOUT THRE	SHOLDS				
V _{VDDA_ON} , V _{VDDB_ON}	Rising threshold VDDA_ON, VDDB_ON		8.3	8.7	9.2	V
V _{VDDA_OFF} , V _{VDDB_OFF}	Falling threshold VDDA_OFF, VDDB_OFF		7.8	8.2	8.7	V
V _{VDDA_HYS} , V _{VDDB_HYS}	Threshold hysteresis			0.5		V
PWM AND DIS	SABLE					
V _{PWMH} , V _{DISH}	Input high voltage		1.6	1.8	2	V
V _{PWML} , V _{DISL}	Input low voltage		0.8	1	1.2	V
V _{PWM_HYS} , V _{DIS_HYS}	Input hysteresis			0.8		V
V_{PWM}	Negative transient, ref to GND, 50 ns pulse	Not production tested, bench test only	-5			V
OUTPUT					<u> </u>	
I _{OA+} , I _{OB+}	Peak output source current	C_{VDD} = 10 μ F, C_{LOAD} = 0.18 μ F, f = 1 kHz, bench measurement		4		А
I _{OA-} , I _{OB-}	Peak output sink current	C_{VDD} = 10 μ F, C_{LOAD} = 0.18 μ F, f = 1 kHz, bench measurement		6		Α
R _{OHA} , R _{OHB}	Output resistance at high state	$\begin{split} I_{OUT} = -10 \text{ mA, } T_A = 25^{\circ}\text{C, } R_{OHA}, \\ R_{OHB} \text{ do not represent drive pull-} \\ \text{up performance. See } t_{RISE} \text{ in} \\ \text{Switching Characteristics and} \\ \text{Output Stage for details.} \end{split}$		5		Ω
R _{OLA} , R _{OLB}	Output resistance at low state	I _{OUT} = 10 mA, T _A = 25°C		0.55		Ω
V _{OHA} , V _{OHB}	Output voltage at high state	V_{VDDA} , V_{VDDB} = 12 V, I_{OUT} = -10 mA, T_A = 25°C		11.95		V
V _{OLA} , V _{OLB}	Output voltage at low state	V_{VDDA} , V_{VDDB} = 12 V, I_{OUT} = 10 mA, T_A = 25°C		5.5		mV
DEADTIME AN	ND OVERLAP PROGRAMMING					
		Pull DT pin to VCCI		0		ns
Dead time		DT pin is left open, min spec characterized only, tested for outliers		8	15	ns
		-				




6.10 Switching Characteristics

 V_{VCCI} = 3.3 V or 5 V, 0.1- μ F capacitor from VCCI to GND, V_{VDDA} = V_{VDDB} = 12 V, 1- μ F capacitor from VDDA and VDDB to VSSA and VSSB, T_A = -40°C to +125°C, (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{RISE}	Output rise time, 20% to 80% measured points	C _{OUT} = 1.8 nF		6	16	ns
t _{FALL}	Output fall time, 90% to 10% measured points	C _{OUT} = 1.8 nF		7	12	ns
t _{PWmin}	Minimum pulse width	Output off for less than minimum, $C_{OUT} = 0 \text{ pF}$			20	ns
t _{PDHL}	Propagation delay from INx to OUTx falling edges		14	19	30	ns
t _{PDLH}	Propagation delay from INx to OUTx rising edges		14	19	30	ns
t _{PWD}	Pulse width distortion t _{PDLH} - t _{PDHL}				6	ns
t _{DM}	Propagation delays matching between VOUTA, VOUTB				5	ns
CM _H	High-level common-mode transient immunity	PWM is tied to GND or VCCI;	100			\//ns
CM _L	Low-level common-mode transient immunity	V _{CM} =1200V; (See CMTI Testing)	100			V/ns

6.11 Thermal Derating Curves





Thermal Derating Curves (continued)




Figure 2. Thermal Derating Curve for Safety-Related
Limiting Current
(Current in Each Channel with Both Channels Running
Simultaneously)




Figure 3. Thermal Derating Curve for Safety-Related Limiting Power


Submit Documentation Feedback

Copyright © 2017–2018, Texas Instruments Incorporated



6.12 Typical Characteristics


VDDA = VDDB= 12 V, VCCI = 3.3 V, T_A = 25° C, No load unless otherwise noted.



TEXAS INSTRUMENTS

Typical Characteristics (continued)

VDDA = VDDB= 12 V, VCCI = 3.3 V, T_A = 25°C, No load unless otherwise noted.




Submit Documentation Feedback



Typical Characteristics (continued)

VDDA = VDDB= 12 V, VCCI = 3.3 V, T_A = 25°C, No load unless otherwise noted.



Copyright © 2017–2018, Texas Instruments Incorporated

Submit Documentation Feedback



 $R_{DT} = 20k\Omega$ $R_{DT} = 100k\Omega$

120

140

40


60

80

100

Typical Characteristics (continued)

VDDA = VDDB= 12 V, VCCI = 3.3 V, T_A = 25°C, No load unless otherwise noted.





7 Parameter Measurement Information

7.1 Propagation Delay and Pulse Width Distortion

Figure 24 shows how to calculate pulse width distortion (t_{PWD}) and delay matching (t_{DM}) from the propagation delays of channels A and B. These parameters can be measured by disabling the dead time function by shorting the DT Pin to VCC.




Figure 24. Propagation Delay Matching and Pulse Width Distortion

7.2 Rising and Falling Time

Figure 25 shows the criteria for measuring rising (t_{RISE}) and falling (t_{FALL}) times. For more information on how short rising and falling times are achieved see Output Stage.




Figure 25. Rising and Falling Time Criteria

7.3 PWM Input and Disable Response Time

Copyright © 2017-2018, Texas Instruments Incorporated

Figure 26 shows the response time of the disable function. For more information, see Disable Pin.




Figure 26. Disable Pin Timing

Draduct Folder Links: 110

7.4 Programable Dead Time

Leaving the DT pin open or tying it to GND through an appropriate resistor (R_{DT}) sets a dead-time interval. For more details on dead time, refer to Programmable Dead Time (DT) Pin.




Figure 27. Dead-Time Switching Parameters

7.5 Power-up UVLO Delay to OUTPUT

Before the driver is ready to deliver a proper output state, there is a power-up delay from the UVLO rising edge to output and it is defined as $t_{VCCI+ to OUT}$ for VCCI UVLO (typically 40- μ s) and $t_{VDD+ to OUT}$ for VDD UVLO (typically 50- μ s). It is recommended to consider proper margin before launching PWM signal after the driver's VCCI and VDD bias supply is ready. Figure 28 and Figure 29 show the power-up UVLO delay timing diagram for VCCI and VDD.

If PWM are active before VCCI or VDD have crossed above their respective on thresholds, the output will not update until $t_{VCCI+\ to\ OUT}$ or $t_{VDD+\ to\ OUT}$ after VCCI or VDD crossing its UVLO rising threshold. However, when either VCCI or VDD receive a voltage less than their respective off thresholds, there is <1 μ s delay, depending on the voltage slew rate on the supply pins, before the outputs are held low. This asymmetric delay is designed to ensure safe operation during VCCI or VDD brownouts.




Figure 28. VCCI Power-up UVLO Delay

Figure 29. VDDA/B Power-up UVLO Delay

Submit Documentation Feedback

Copyright © 2017–2018, Texas Instruments Incorporated



7.6 CMTI Testing

Figure 30 is a simplified diagram of the CMTI testing configuration.




Figure 30. Simplified CMTI Testing Setup

Copyright © 2017–2018, Texas Instruments Incorporated




8 Detailed Description

8.1 Overview

There are several instances where controllers are not capable of delivering sufficient current to drive the gates of power transistors. This is especially the case with digital controllers, since the input signal from the digital controller is often a 3.3-V logic signal capable of only delivering a few mA. In order to switch power transistors rapidly and reduce switching power losses, high-current gate drivers are often placed between the output of control devices and the gates of power transistors.

The UCC20225 is a flexible dual gate driver which can be configured to fit a variety of power supply and motor drive topologies, as well as drive several types of transistors, including SiC MOSFETs. UCC20225 has many features that allow it to integrate well with control circuitry and protect the gates it drives such as: resistor-programmable dead time (DT) control, a DISABLE pin, and under voltage lock out (UVLO) for both input and output voltages. The UCC20225 also holds its OUTA low when the PWM is left open or when the PWM pulse is not wide enough. The driver input PWM is CMOS and TTL compatible for interfacing to digital and analog power controllers alike. Importantly, Channel A is in phase with PWM input and Channel B is always complimentary with Channel A with programmed dead time.

8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

Submit Documentation Feedback



8.3 Feature Description

8.3.1 VDD, VCCI, and Under Voltage Lock Out (UVLO)

The UCC20225 has an internal under voltage lock out (UVLO) protection feature on the supply circuit blocks between the VDD and VSS pins for both outputs. When the VDD bias voltage is lower than V_{VDD_ON} at device start-up or lower than V_{VDD_OFF} after start-up, the VDD UVLO feature holds the effected outputs low, regardless of the status of the input pin (PWM).

When the output stages of the driver are in an unbiased or UVLO condition, the driver outputs are held low by an active clamp circuit that limits the voltage rise on the driver outputs (illustrated in Figure 31). In this condition, the upper PMOS is resistively held off by $R_{\text{Hi-Z}}$ while the lower NMOS gate is tied to the driver output through R_{CLAMP} . In this configuration, the output is effectively clamped to the threshold voltage of the lower NMOS device, typically around 1.5V, when no bias power is available. The clamp sinking current is limited only by the perchannel safety supply power, the ambient temperature, and the 6A peak sink current rating.




Figure 31. Simplified Representation of Active Pull Down Feature

The VDD UVLO protection has a hysteresis feature (V_{VDD_HYS}). This hysteresis prevents chatter when there is ground noise from the power supply. This also allows the device to accept small drops in bias voltage, which occurs when the device starts switching and operating current consumption increases suddenly.

The input side of the UCC20225 also has an internal under voltage lock out (UVLO) protection feature. The device isn't active unless the voltage at VCCI exceeds V_{VCCI_ON} . A signal will cease to be delivered when VCCI receives a voltage less than V_{VCCI_OFF} . As with the UVLO for VDD, there is hystersis (V_{VCCI_HYS}) to ensure stable operation.

If PWM is active before VCCI or VDD have crossed above their respective on thresholds, the output will not update until 50µs (typical) after VCCI or VDD crossing its UVLO rising threshold. However, when either VCCI or VDD receive a voltage less than their respective UVLO off thresholds, there is <1µs delay, depending on the voltage slew rate on the supply pins, before the outputs are held low. This asymmetric delay is designed to ensure safe operation during VCCI or VDD brownouts.



Feature Description (continued)

The UCC20225 can withstand an absolute maximum of 30 V for VDD, and 20 V for VCCI.

Table 1. UCC20225 VCCI UVLO Feature Logic

CONDITION	INPUT	OUTPUTS		
	PWM	OUTA	OUTB	
VCCI-GND < V _{VCCI_ON} during device start up	Н	L	L	
VCCI-GND < V _{VCCI_ON} during device start up	L	L	L	
VCCI-GND < V _{VCCI_OFF} after device start up	Н	L	L	
VCCI-GND < V _{VCCI OFF} after device start up	L	L	L	

Table 2. UCC20225 VDD UVLO Feature Logic

CONDITION	INPUT	OUTPUTS		
	PWM	OUTA	OUTB	
VDD-VSS < V _{VDD_ON} during device start up	Н	L	L	
VDD-VSS < V _{VDD_ON} during device start up	L	L	L	
VDD-VSS < V _{VDD_OFF} after device start up	Н	L	L	
VDD-VSS < V _{VDD_OFF} after device start up	L	L	L	

8.3.2 Input and Output Logic Table

Assume VCCI, VDDA, VDDB are powered up. See VDD, VCCI, and Under Voltage Lock Out (UVLO) for more information on UVLO operation modes.

Table 3. INPUT/OUTPUT Logic Table (1)

INPUT	DISABLE ⁽²⁾	OUTP	PUTS	NOTE			
PWM	DISABLE	OUTA	OUTB	NOTE			
L or Left Open	L or Left Open	L	Н	Output transitions occur after the dead time expires. See Programma			
Н	L or Left Open	Н	L	Dead Time (DT) Pin			
Х	Н	L	L	-			

^{(1) &}quot;X" means L, H or left open.

8.3.3 Input Stage

The input pins (PWM and DIS) of UCC20225 are based on a TTL and CMOS compatible input-threshold logic that is totally isolated from the VDD supply voltage. The input pins are easy to drive with logic-level control signals (such as those from 3.3-V micro-controllers), since UCC20225 has a typical high threshold (V_{PWMH}) of 1.8 V and a typical low threshold of 1 V, which vary little with temperature (see Figure 20,Figure 21). A wide hysteresis (V_{PWM_HYS}) of 0.8 V makes for good noise immunity and stable operation. If any of the inputs are ever left open, internal pull-down resistors force the pin low. These resistors are typically 200 k Ω (See Functional Block Diagram). However, it is still recommended to ground an input if it is not being used for improved noise immunity.

Since the input side of UCC20225 is isolated from the output drivers, the input signal amplitude can be larger or smaller than VDD, provided that it doesn't exceed the recommended limit. This allows greater flexibility when integrating with control signal sources, and allows the user to choose the most efficient VDD for any gate. That said, the amplitude of any signal applied to PWM must *never* be at a voltage higher than VCCI.

⁽²⁾ DIS pin disables both driver outputs if asserted high, enables if set low or left open. This pin is pulled low internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity. Bypass using a ≈1nF low ESR/ESL capacitor close to DIS pin when connecting to a μC with distance.



8.3.4 Output Stage

The UCC20225's output stages features a pull-up structure which delivers the highest peak-source current when it is most needed, during the Miller plateau region of the power-switch turn on transition (when the power switch drain or collector voltage experiences dV/dt). The output stage pull-up structure features a P-channel MOSFET and an additional *Pull-Up* N-channel MOSFET in parallel. The function of the N-channel MOSFET is to provide a brief boost in the peak-sourcing current, enabling fast turn on. This is accomplished by briefly turning on the N-channel MOSFET during a narrow instant when the output is changing states from low to high. The on-resistance of this N-channel MOSFET ($R_{\rm NMOS}$) is approximately 1.47- Ω when activated.

The R_{OH} parameter is a DC measurement and it is representative of the on-resistance of the P-channel device only. This is because the *Pull-Up* N-channel device is held in the off state in DC condition and is turned on only for a brief instant when the output is changing states from low to high. Therefore the effective resistance of the UCC20225 pull-up stage during this brief turn-on phase is much lower than what is represented by the R_{OH} parameter, yielding a faster turn-on. The turn-on phase output resistance is the parallel combination $R_{OH}||R_{NMOS}||$

The pull-down structure in UCC20225 is simply composed of an N-channel MOSFET. The R_{OL} parameter, which is also a DC measurement, is representative of the impedance of the pull-down state in the device. Both outputs of the UCC20225 are capable of delivering 4-A peak source and 6-A peak sink current pulses. The output voltage swings between VDD and VSS provides rail-to-rail operation, thanks to the MOS-out stage which delivers very low drop-out.




Figure 32. Output Stage



8.3.5 Diode Structure in UCC20225

Figure 33 illustrates the multiple diodes involved in the ESD protection components of the UCC20225. This provides a pictorial representation of the absolute maximum rating for the device.




Figure 33. ESD Structure

8.4 Device Functional Modes

8.4.1 Disable Pin

Setting the DISABLE pin high shuts down both outputs simultaneously. Grounding (or left open) the DISABLE pin allows UCC20225 to operate normally. The DISABLE response time is in the range of 20ns and quite responsive, which is as fast as propagation delay. The DISABLE pin is only functional (and necessary) when VCCI stays above the UVLO threshold. It is recommended to tie this pin to ground if the DISABLE pin is not used to achieve better noise immunity.

8.4.2 Programmable Dead Time (DT) Pin

UCC20225 allows the user to adjust dead time (DT) in the following ways:

8.4.2.1 Tying the DT Pin to VCC

If DT pin is tied to VCC, dead time function between OUTA and OUTB is disabled and the dead time between the two output channels is around 0ns.



Device Functional Modes (continued)

8.4.2.2 DT Pin Left Open or Connected to a Programming Resistor between DT and GND Pins

If the DT pin is left open, the dead time duration (t_{DT}) is set to <15-ns. One can program t_{DT} by placing a resistor, R_{DT} , between the DT pin and GND. The appropriate R_{DT} value can be determined from Equation 1, where R_{DT} is in $k\Omega$ and t_{DT} in ns:

$$t_{\rm DT} \approx 10 \times R_{\rm DT} \tag{1}$$

The steady state voltage at DT pin is around 0.8V, and the DT pin current will be less than 10uA when R_{DT} =100- $k\Omega$. Since the DT pin current is used internally to set the dead time, and this current decreases as R_{DT} increases, it is recommended to parallel a ceramic capacitor, 2.2-nF or above, close to DT pin to achieve better noise immunity and better dead time matching between two channels, especially when the dead time is larger than 300-ns.

The input signal's falling edge activates the programmed dead time for the output. An output signal's dead time is always set to the driver's programmed dead time. The driver dead time logic is illustrated in Figure 34:




Figure 34. Input and Output Logic Relationship with Dead Time



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The UCC20225 effectively combines both isolation and buffer-drive functions. The flexible, universal capability of the UCC20225 (with up to 18-V VCCI and 25-V VDDA/VDDB) allows the device to be used as a low-side, high-side, high-side/low-side or half-bridge driver for MOSFETs, IGBTs or SiC MOSFETs. With integrated components, advanced protection features (UVLO, dead time, and disable) and optimized switching performance, the UCC20225 enables designers to build smaller, more robust designs for enterprise, telecom, automotive, and industrial applications with a faster time to market.

9.2 Typical Application

The circuit in Figure 35 shows a reference design with UCC20225 driving a typical half-bridge configuration which could be used in several popular power converter topologies such as synchronous buck, synchronous boost, half-bridge/full bridge isolated topologies, and 3-phase motor drive applications.




Figure 35. Typical Application Schematic

Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: *UCC20225*



Typical Application (continued)

9.2.1 Design Requirements

Table 4 lists reference design parameters for the example application: UCC20225 driving 700-V MOSFETs in a high side-low side configuration.

PARAMETER VALUE UNITS Power transistor IPB65R150CFD ٧ VCC 5.0 VDD 12 V Input signal amplitude 3.3 ٧ Switching frequency (f_s) 200 kHz DC link voltage 400 ٧

Table 4. UCC20225 Design Requirements

9.2.2 Detailed Design Procedure

9.2.2.1 Designing PWM Input Filter

It is recommended that users avoid shaping the signals to the gate driver in an attempt to slow down (or delay) the signal at the output. However, a small input R_{IN} - C_{IN} filter can be used to filter out the ringing introduced by non-ideal layout or long PCB traces.

Such a filter should use an R_{IN} in the range of $0-\Omega$ to $100-\Omega$ and a C_{IN} between 10-pF and 100-pF. In the example, an $R_{IN} = 51-\Omega$ and a $C_{IN} = 33$ -pF are selected, with a corner frequency of approximately 100-MHz.

When selecting these components, it is important to pay attention to the trade-off between good noise immunity and propagation delay.

9.2.2.2 Select External Bootstrap Diode and its Series Resistor

The bootstrap capacitor is charged by VDD through an external bootstrap diode every cycle when the low side transistor turns on. Charging the capacitor involves high-peak currents, and therefore transient power dissipation in the bootstrap diode may be significant. Conduction loss also depends on the diode's forward voltage drop. Both the diode conduction losses and reverse recovery losses contribute to the total losses in the gate driver circuit.

When selecting external bootstrap diodes, it is recommended that one chose high voltage, fast recovery diodes or SiC Schottky diodes with a low forward voltage drop and low junction capacitance in order to minimize the loss introduced by reverse recovery and related grounding noise bouncing. In the example, the DC-link voltage is 800 V_{DC} . The voltage rating of the bootstrap diode should be higher than the DC-link voltage with a good margin. Therefore, a 600-V ultrafast diode, MURA160T3G, is chosen in this example.

A bootstrap resistor, R_{BOOT} , is used to reduce the inrush current in D_{BOOT} and limit the ramp up slew rate of voltage of VDDA-VSSA during each switching cycle, especially when the VSSA(SW) pin has an excessive negative transient voltage. The recommended value for R_{BOOT} is between 1 Ω and 20 Ω depending on the diode used. In the example, a current limiting resistor of 2.7 Ω is selected to limit the inrush current of bootstrap diode. The estimated worst case peak current through D_{Boot} is,

$$I_{DBoot \, (PK)} = \frac{V_{DD} - V_{BDF}}{R_{Boot}} = \frac{12 \text{ V} - 1.5 \text{ V}}{2.7 \, \Omega} \approx 4 \text{ A}$$

where

V_{BDF} is the estimated bootstrap diode forward voltage drop at 4 A.

(2)



9.2.2.3 Gate Driver Output Resistor

The external gate driver resistors, R_{ON}/R_{OFF}, are used to:

- 1. Limit ringing caused by parasitic inductances/capacitances.
- Limit ringing caused by high voltage/current switching dv/dt, di/dt, and body-diode reverse recovery.
- 3. Fine-tune gate drive strength, i.e. peak sink and source current to optimize the switching loss.
- 4. Reduce electromagnetic interference (EMI).

As mentioned in Output Stage, the UCC20225 has a pull-up structure with a P-channel MOSFET and an additional *pull-up* N-channel MOSFET in parallel. The combined peak source current is 4 A. Therefore, the peak source current can be predicted with:

$$I_{OA+} = min \left(4A, \frac{V_{DD} - V_{BDF}}{R_{NMOS} \parallel R_{OH} + R_{ON} + R_{GFET_Int}} \right)$$

$$I_{OB+} = min \left(4A, \frac{V_{DD}}{R_{NMOS} \parallel R_{OH} + R_{ON} + R_{GFET_Int}} \right)$$
(3)

where

- R_{ON}: External turn-on resistance.
- R_{GFET INT}: Power transistor internal gate resistance, found in the power transistor datasheet.
- I_{O+} = Peak source current The minimum value between 4 A, the gate driver peak source current, and the calculated value based on the gate drive loop resistance. (4)

In this example:

$$I_{OA +} = \frac{V_{DD} - V_{BDF}}{R_{NMOS} \parallel R_{OH} + R_{ON} + R_{GFET_Int}} = \frac{12 \text{ V} - 1.3 \text{ V}}{1.47 \Omega \parallel 5 \Omega + 2.2 \Omega + 1.5 \Omega} \approx 2.2 \text{ A}$$

$$I_{OB +} = \frac{V_{DD}}{R_{NMOS} \parallel R_{OH} + R_{ON} + R_{GFET_Int}} = \frac{12 \text{ V}}{1.47 \Omega \parallel 5 \Omega + 2.2 \Omega + 1.5 \Omega} \approx 2.5 \text{ A}$$
(6)

Therefore, the high-side and low-side peak source current is 2.2 A and 2.5 A respectively. Similarly, the peak sink current can be calculated with:

$$I_{OA-} = min \left(6A, \frac{V_{DD} - V_{BDF} - V_{GDF}}{R_{OL} + R_{OFF}} \parallel R_{ON} + R_{GFET_Int} \right)$$

$$I_{OB-} = min \left(6A, \frac{V_{DD} - V_{GDF}}{R_{OL} + R_{OFF}} \parallel R_{ON} + R_{GFET_Int} \right)$$
(7)

where

- R_{OFF}: External turn-off resistance.
- V_{GDF}: The anti-parallel diode forward voltage drop which is in series with R_{OFF}. The diode in this example is an MSS1P4.
- I_O: Peak sink current the minimum value between 6 A, the gate driver peak sink current, and the calculated value based on the gate drive loop resistance.

Submit Documentation Feedback

Copyright © 2017–2018, Texas Instruments Incorporated



In this example,

$$I_{OA-} = \frac{V_{DD} - V_{BDF} - V_{GDF}}{R_{OL} + R_{OFF}} \frac{1}{R_{ON} + R_{GFET_Int}} = \frac{12 \text{ V} - 0.8 \text{ V} - 0.75 \text{ V}}{0.55 \Omega + 0 \Omega + 1.5 \Omega} \approx 5.1 \text{ A}$$
(9)

$$I_{OB-} = \frac{V_{DD} - V_{GDF}}{R_{OL} + R_{OFF}} \| R_{ON} + R_{GFET_Int} = \frac{12 \text{ V} - 0.75 \text{ V}}{0.55 \Omega + 0 \Omega + 1.5 \Omega} \approx 5.5 \text{ A}$$
(10)

Therefore, the high-side and low-side peak sink current is 5.1 A and 5.5 A respectively.

Importantly, the estimated peak current is also influenced by PCB layout and load capacitance. Parasitic inductance in the gate driver loop can slow down the peak gate driver current and introduce overshoot and undershoot. Therefore, it is strongly recommended that the gate driver loop should be minimized. On the other hand, the peak source/sink current is dominated by loop parasitics when the load capacitance (C_{ISS}) of the power transistor is very small (typically less than 1 nF), because the rising and falling time is too small and close to the parasitic ringing period.

9.2.2.4 Estimate Gate Driver Power Loss

The total loss, P_G , in the gate driver subsystem includes the power losses of the UCC20225 (P_{GD}) and the power losses in the peripheral circuitry, such as the external gate drive resistor. Bootstrap diode loss is not included in P_G and not discussed in this section.

 P_{GD} is the key power loss which determines the thermal safety-related limits of the UCC20225, and it can be estimated by calculating losses from several components.

The first component is the static power loss, P_{GDQ} , which includes quiescent power loss on the driver as well as driver self-power consumption when operating with a certain switching frequency. P_{GDQ} is measured on the bench with no load connected to OUTA and OUTB at a given VCCI, VDDA/VDDB, switching frequency and ambient temperature. Figure 4 shows the per output channel current consumption vs. operating frequency with no load. In this example, $V_{VCCI} = 5$ V and $V_{VDD} = 12$ V. The current on each power supply, with PWM switching from 0 V to 3.3 V at 200 kHz is measured to be $I_{VCCI} = 2$ mA, and $I_{VDDA} = I_{VDDB} = 1.5$ mA. Therefore, the P_{GDQ} can be calculated with

$$P_{GDQ} = V_{VCCI} \times I_{VCCI} + V_{VDDA} \times I_{VDDA} + V_{VDDB} \times I_{VDDB} \approx 46 \text{ mW}$$
(11)

The second component is switching operation loss, P_{GDO} , with a given load capacitance which the driver charges and discharges the load during each switching cycle. Total dynamic loss due to load switching, P_{GSW} , can be estimated with

$$P_{GSW} = 2 \times V_{DD} \times Q_G \times f_{SW}$$

where

If a split rail is used to turn on and turn off, then VDD is the total difference between the positive rail to the negative rail.

So, for this example application:

$$P_{GSW} = 2 \times 12 \text{ V} \times 100 \text{ nC} \times 200 \text{ kHz} = 480 \text{ mW}$$
 (13)



 Q_G represents the total gate charge of the power transistor switching 400 V at 14 A, and is subject to change with different testing conditions. The UCC20225 gate driver loss on the output stage, P_{GDO} , is part of P_{GSW} . P_{GDO} will be equal to P_{GSW} if the external gate driver resistances and power transistor internal resistances are 0 Ω , and all the gate driver loss is dissipated inside the UCC20225. If there are external turn-on and turn-off resistance, the total loss will be distributed between the gate driver pull-up/down resistances, external gate resistances, and power transistor internal resistances. Importantly, the pull-up/down resistance is a linear and fixed resistance if the source/sink current is not saturated to 4 A/6 A, however, it will be non-linear if the source/sink current is saturated. Therefore, P_{GDO} is different in these two scenarios.

Case 1 - Linear Pull-Up/Down Resistor:

$$P_{GDO} = \frac{P_{GSW}}{2} \left(\frac{R_{OH} \parallel R_{NMOS}}{R_{OH} \parallel R_{NMOS} + R_{ON} + R_{GFET_Int}} + \frac{R_{OL}}{R_{OL} + R_{OFF} \parallel R_{ON} + R_{GFET_Int}} \right)$$

$$(14)$$

In this design example, all the predicted source/sink currents are less than 4 A/6 A, therefore, the UCC20225 gate driver loss can be estimated with:

$$P_{GDO} = \frac{480 \text{ mW}}{2} \left(\frac{5 \Omega \parallel 1.47 \Omega}{5 \Omega \parallel 1.47 \Omega + 2.2 \Omega + 1.5 \Omega} + \frac{0.55 \Omega}{0.55 \Omega + 0 \Omega + 1.5 \Omega} \right) \approx 120 \text{ mW}$$
(15)

Case 2 - Nonlinear Pull-Up/Down Resistor:

$$P_{GDO} = 2 \times f_{SW} \times \left[4 \text{ A} \times \int_{0}^{T_{R_{-}Sys}} \left(V_{DD} - V_{OUT_{A/B}}(t) \right) dt + 6 \text{ A} \times \int_{0}^{T_{F_{-}Sys}} V_{OUT_{A/B}}(t) dt \right]$$

where

V_{OUTA/B}(t) is the gate driver OUTA and OUTB pin voltage during the turn on and off period. In cases where the output is saturated for some time, this can be simplified as a constant current source (4 A at turn-on and 6 A at turn-off) charging/discharging a load capacitor. Then, the V_{OUTA/B}(t) waveform will be linear and the T_{R_Sys} and T_{F_Sys} can be easily predicted. (16)

For some scenarios, if only one of the pull-up or pull-down circuits is saturated and another one is not, the P_{GDO} will be a combination of Case 1 and Case 2, and the equations can be easily identified for the pull-up and pull-down based on the above discussion.

Total gate driver loss dissipated in the gate driver UCC20225, P_{GD}, is:

$$P_{GD} = P_{GDQ} + P_{GDO} = 46 \text{ mW} + 120 \text{ mW} = 166 \text{ mW}$$
 (17)

which is equal to 127 mW in the design example.

9.2.2.5 Estimating Junction Temperature

The junction temperature (T_{.l}) of the UCC20225 can be estimated with:

$$T_J = T_C + \Psi_{JT} \times P_{GD}$$

where

- T_C is the UCC20225 case-top temperature measured with a thermocouple or some other instrument, and
- Ψ_{JT} is the Junction-to-top characterization parameter from the Thermal Information table. (18)

Using the junction-to-top characterization parameter (Ψ_{JT}) instead of the junction-to-case thermal resistance $(R_{\Theta JC})$ can greatly improve the accuracy of the junction temperature estimation. The majority of the thermal energy of most ICs is released into the PCB through the package leads, whereas only a small percentage of the total energy is released through the top of the case (where thermocouple measurements are usually conducted). $R_{\Theta JC}$ can only be used effectively when most of the thermal energy is released through the case, such as with metal packages or when a heatsink is applied to an IC package. In all other cases, use of $R_{\Theta JC}$ will inaccurately estimate the true junction temperature. Ψ_{JT} is experimentally derived by assuming that the amount of energy leaving through the top of the IC will be similar in both the testing environment and the application environment. As long as the recommended layout guidelines are observed, junction temperature estimates can be made accurately to within a few degrees Celsius. For more information, see the Semiconductor and IC Package Thermal Metrics application report.

(19)



9.2.2.6 Selecting VCCI, VDDA/B Capacitor

Bypass capacitors for VCCI, VDDA, and VDDB are essential for achieving reliable performance. It is recommended that one choose low ESR and low ESL surface-mount multi-layer ceramic capacitors (MLCC) with sufficient voltage ratings, temperature coefficients and capacitance tolerances. Importantly, DC bias on an MLCC will impact the actual capacitance value. For example, a 25-V, $1-\mu F$ X7R capacitor is measured to be only 500 nF when a DC bias of 15 V_{DC} is applied.

9.2.2.6.1 Selecting a VCCI Capacitor

A bypass capacitor connected to VCCI supports the transient current needed for the primary logic and the total current consumption, which is only a few mA. Therefore, a 50-V MLCC with over 100 nF is recommended for this application. If the bias power supply output is a relatively long distance from the VCCI pin, a tantalum or electrolytic capacitor, with a value over 1 μ F, should be placed in parallel with the MLCC.

9.2.2.6.2 Selecting a VDDA (Bootstrap) Capacitor

A VDDA capacitor, also referred to as a *bootstrap capacitor* in bootstrap power supply configurations, allows for gate drive current transients up to 6 A, and needs to maintain a stable gate drive voltage for the power transistor.

The total charge needed per switching cycle can be estimated with

$$Q_{Total} = Q_G + \frac{I_{VDD} \ @ \ 200 \ kHz \ (No \ Load)}{f_{SW}} = 100 \ nC + \frac{1.5 \ mA}{200 \ kHz} = 107.5 \ nC$$

where

- Q_G: Gate charge of the power transistor.
- I_{VDD}: The channel self-current consumption with no load at 200kHz.

Therefore, the absolute minimum C_{Boot} requirement is:

$$C_{Boot} = \frac{Q_{Total}}{\Delta V_{DDA}} = \frac{107.5 \ nC}{0.5 \ V} \approx 0.22 \ \mu F$$

where

In practice, the value of C_{Boot} is greater than the calculated value. This allows for the capacitance shift caused by the DC bias voltage and for situations where the power stage would otherwise skip pulses due to load transients. Therefore, it is recommended to include a safety-related margin in the C_{Boot} value and place it as close to the VDD and VSS pins as possible. A 50-V 1- μ F capacitor is chosen in this example.

$$C_{\text{Boot}} = 1 \,\mu\text{F}$$
 (21)

To further lower the AC impedance for a wide frequency range, it is recommended to have bypass capacitor with a low capacitance value, in this example a 100 nF, in parallel with C_{Boot} to optimize the transient performance.

NOTE

Too large C_{BOOT} can be detrimental. C_{BOOT} may not be charged within the first few cycles and V_{BOOT} could stay below UVLO. As a result, the high-side FET will not follow input signal commands for several cycles. Also during initial C_{BOOT} charging cycles, the bootstrap diode has highest reverse recovery current and losses.



9.2.2.6.3 Select a VDDB Capacitor

Chanel B has the same current requirements as Channel A, Therefore, a VDDB capacitor (Shown as C_{VDD} in Figure 35) is needed. In this example with a bootstrap configuration, the VDDB capacitor will also supply current for VDDA through the bootstrap diode. A 50-V, 10- μ F MLCC and a 50-V, 0.22- μ F MLCC are chosen for C_{VDD} . If the bias power supply output is a relatively long distance from the VDDB pin, a tantalum or electrolytic capacitor, with a value over 10 μ F, should be used in parallel with C_{VDD} .

9.2.2.7 Dead Time Setting Guidelines

For power converter topologies utilizing half-bridges, the dead time setting between the top and bottom transistor is important for preventing shoot-through during dynamic switching.

The UCC20225 dead time specification in the electrical table is defined as the time interval from 90% of one channel's falling edge to 10% of the other channel's rising edge (see Figure 27). This definition ensures that the dead time setting is independent of the load condition, and guarantees linearity through manufacture testing. However, this dead time setting may not reflect the dead time in the power converter system, since the dead time setting is dependent on the external gate drive turn-on/off resistor, DC-Link switching voltage/current, as well as the input capacitance of the load transistor.

Here is a suggestion on how to select an appropriate dead time for UCC20225:

$$DT_{Setting} = DT_{Req} + T_{F_Sys} + T_{R_Sys} - T_{D(on)}$$

where

- $DT_{setting}$: UCC20225 dead time setting in ns, $DT_{Setting} = 10 \times RDT$ (in k Ω).
- DT_{Req}: System required dead time between the real V_{GS} signal of the top and bottom switch with enough margin, or ZVS requirement.
- T_{F Svs}: In-system gate turn-off falling time at worst case of load, voltage/current conditions.
- T_{R_Sys}: In-system gate turn-on rising time at worst case of load, voltage/current conditions.
- T_{D(on)}: Turn-on delay time, from 10% of the transistor gate signal to power transistor gate threshold. (22)

In the example, $DT_{Setting}$ is set to 250-ns.

It should be noted that the UCC20225 dead time setting is decided by the DT pin configuration (See Programmable Dead Time (DT) Pin), and it cannot automatically fine-tune the dead time based on system conditions. It is recommended to parallel a ceramic capacitor, 2.2-nF or above, close to DT pin to achieve better noise immunity and dead time matching.



9.2.2.8 Application Circuits with Output Stage Negative Bias

When parasitic inductances are introduced by non-ideal PCB layout and long package leads (e.g. TO-220 and TO-247 type packages), there could be ringing in the gate-source drive voltage of the power transistor during high di/dt and dv/dt switching. If the ringing is over the threshold voltage, there is the risk of unintended turn-on and even shoot-through. Applying a negative bias on the gate drive is a popular way to keep such ringing below the threshold. Below are a few examples of implementing negative gate drive bias.

Figure 36 shows the first example with negative bias turn-off on the channel-A driver using a Zener diode on the isolated power supply output stage. The negative bias is set by the Zener diode voltage. If the isolated power supply, V_A , is equal to 25 V, the turn-off voltage will be -5.1 V and turn-on voltage will be 25 V -5.1 V ≈ 20 V. The channel-B driver circuit is the same as channel-A, therefore, this configuration needs two power supplies for a half-bridge configuration, and there will be steady state power consumption from R_7 .




Figure 36. Negative Bias with Zener Diode on Iso-Bias Power Supply Output



Figure 37 shows another example which uses two supplies (or single-input-double-output power supply). Power supply V_{A+} determines the positive drive output voltage and V_{A-} determines the negative turn-off voltage. The configuration for channel B is the same as channel A. This solution requires more power supplies than the first example, however, it provides more flexibility when setting the positive and negative rail voltages.




Figure 37. Negative Bias with Two Iso-Bias Power Supplies

Submit Documentation Feedback



The last example, shown in Figure 38, is a single power supply configuration and generates negative bias through a Zener diode in the gate drive loop. The benefit of this solution is that it only uses one power supply and the bootstrap power supply can be used for the high side drive. This design requires the least cost and design effort among the three solutions. However, this solution has limitations:

- 1. The negative gate drive bias is not only determined by the Zener diode, but also by the duty cycle, which means the negative bias voltage will change when the duty cycle changes. Therefore, converters with a fixed duty cycle (~50%) such as variable frequency resonant converters or phase shift converters favor this solution.
- 2. The high side VDDA-VSSA must maintain enough voltage to stay in the recommended power supply range, which means the low side switch must turn-on or have free-wheeling current on the body (or anti-parallel) diode for a certain period during each switching cycle to refresh the bootstrap capacitor. Therefore, a 100% duty cycle for the high side is not possible unless there is a dedicated power supply for the high side, like in the other two example circuits.




Figure 38. Negative Bias with Single Power Supply and Zener Diode in Gate Drive Path



9.2.3 Application Curves

Figure 39 and Figure 40 shows the bench test waveforms for the design example shown in Figure 35 under these conditions: VCC = 5 V, VDD = 12 V, $f_{SW} = 200 \text{ kHz}$, $V_{DC-1 \text{ ink}} = 400 \text{ V}$.


Channel 1 (Indigo): UCC20225 PWM pin signal.

Channel 2 (Cyan): Gate-source signal on the high side power transistor.

Channel 3 (Magenta): Gate-source signal on the low side power transistor.

In Figure 39, PWM is sent a 3.3 V, 20% duty-cycle signal. The gate drive signals on the power transistor have a 250-ns dead time, shown in the measurement section of Figure 39. The dead time matching is 10-ns with the 250-ns dead time setting. Note that with high voltage present, lower bandwidth differential probes are required, which limits the achievable accuracy of the measurement.

Figure 40 shows a zoomed-in version of the waveform of Figure 39, with measurements for propagation delay and rising/falling time. Importantly, the output waveform is measured between the power transistors' gate and source pins, and is not measured directly from the driver OUTA and OUTB pins. Due to the split on and off resistors (R_{ON}, R_{OFF}), different sink and source currents, and the Miller plateau, different rising (60, 120 ns) and falling time (25 ns) are observed in Figure 40.



Submit Documentation Feedback

Copyright © 2017–2018, Texas Instruments Incorporated



10 Power Supply Recommendations

The recommended input supply voltage (VCCI) for UCC20225 is between 3-V and 18-V. The recommended output bias supply voltage (VDDA/VDDB) range is between 9.2-V to 25-V. The lower end of this bias supply range is governed by the internal under voltage lockout (UVLO) protection feature of each device. VDD and VCCI should not fall below their respective UVLO thresholds for normal operation, or else gate driver outputs can become clamped low for >50µs by the UVLO protection feature (for more information on UVLO see VDD, VCCI, and Under Voltage Lock Out (UVLO)). The upper end of the VDDA/VDDB range depends on the maximum gate voltage of the power device being driven by UCC20225, and should not exceed the recommended maximum VDDA/VDDB of 25-V.

A local bypass capacitor should be placed between the VDD and VSS pins, with a value of between 220 nF and $10 \,\mu\text{F}$ for device biasing. It is further suggested that an additional 100-nF capacitor be placed in parallel with the device biasing capacitor for high frequency filtering. Both capacitors should be positioned as close to the device as possible. Low ESR, ceramic surface mount capacitors are recommended.

Similarly, a bypass capacitor should also be placed between the VCCI and GND pins. Given the small amount of current drawn by the logic circuitry within the input side of UCC20225, this bypass capacitor has a minimum recommended value of 100 nF.



11 Layout

11.1 Layout Guidelines

One must pay close attention to PCB layout in order to achieve optimum performance for the UCC20225. Below are some key points.

Component Placement:

- Low-ESR and low-ESL capacitors must be connected close to the device between the VCCI and GND pins and between the VDD and VSS pins to support high peak currents when turning on the external power transistor.
- To avoid large negative transients on the switch node VSSA (HS) pin, the parasitic inductances between the source of the top transistor and the source of the bottom transistor must be minimized.
- It is recommended to place the dead time setting resistor, R_{DT}, and its bypassing capacitor close to DT pin of UCC20225.
- It is recommended to bypass using a ≈1nF low ESR/ESL capacitor, C_{DIS}, close to DIS pin when connecting to a μC with distance.

Grounding Considerations:

- It is essential to confine the high peak currents that charge and discharge the transistor gates to a minimal physical area. This will decrease the loop inductance and minimize noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.
- Pay attention to high current path that includes the bootstrap capacitor, bootstrap diode, local VSSB-referenced bypass capacitor, and the low-side transistor body/anti-parallel diode. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode by the VDD bypass capacitor. This recharging occurs in a short time interval and involves a high peak current. Minimizing this loop length and area on the circuit board is important for ensuring reliable operation.

High-Voltage Considerations:

- To ensure isolation performance between the primary and secondary side, one should avoid placing any PCB traces or copper below the driver device. PCB cutting or scoring beneath the IC are not recommended, since this can severely exacerbate board warping and twisting issues.
- For half-bridge, or high-side/low-side configurations, where the channel A and channel B drivers could
 operate with a DC-link voltage up to 700 V_{DC}, one should try to increase the creepage distance of the PCB
 layout between the high and low-side PCB traces.

Thermal Considerations:

- A large amount of power may be dissipated by the UCC20225 if the driving voltage is high, the load is heavy, or the switching frequency is high (Refer to Estimate Gate Driver Power Loss for more details). Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction to board thermal impedance (θ_{JB}).
- Increasing the PCB copper connecting to VDDA, VDDB, VSSA and VSSB pins is recommended, with priority
 on maximizing the connection to VSSA and VSSB (see Figure 42 and Figure 43). However, high voltage PCB
 considerations mentioned above must be maintained.
- If there are multiple layers in the system, it is also recommended to connect the VDDA, VDDB, VSSA and VSSB pins to internal ground or power planes through multiple vias of adequate size. These vias should be located close to the IC pins to maximize thermal conductivity. However, keep in mind that there shouldn't be any traces/coppers from different high voltage planes overlapping.



11.2 Layout Example

Figure 41 shows a 2-layer PCB layout example with the signals and key components labeled.




Figure 41. Layout Example

Figure 42 and Figure 43 shows top and bottom layer traces and copper.

NOTE

There are no PCB traces or copper between the primary and secondary side, which ensures isolation performance.



Layout Example (continued)

PCB traces between the high-side and low-side gate drivers in the output stage are increased to maximize the creepage distance for high-voltage operation, which will also minimize cross-talk between the switching node VSSA (SW), where high dv/dt may exist, and the low-side gate drive due to the parasitic capacitance coupling.





Figure 44 and Figure 45 are 3D layout pictures with top view and bottom views.

NOTE

The location of the PCB cutout between the primary side and secondary sides, which ensures isolation performance.



Submit Documentation Feedback



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

Isolation Glossary

12.2 Certifications

UL Online Certifications Directory, "FPPT2.E181974 Nonoptical Isolating Devices - Component" Certificate Number: 20170718-E181974,

VDE Pruf- und Zertifizierungsinstitut Certification, Certificate of Conformity with Factory Surveillance

CQC Online Certifications Directory, "GB4943.1-2011, Digital Isolator Certificate" Certificate Number: CQC18001186974

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

9-Mar-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCC20225NPLR	ACTIVE	VLGA	NPL	13	3000	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 125	UCC20225	Samples
UCC20225NPLT	ACTIVE	VLGA	NPL	13	250	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 125	UCC20225	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






9-Mar-2018



LAND GRID ARRAY



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Pin 1 indicator is electrically connected to pin 1.



LAND GRID ARRAY




NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



LAND GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated