

SN65LVDS109 SN65LVDS117

SLLS369F-AUGUST 1999-REVISED FEBRUARY 2005

DUAL 4-PORT AND DUAL 8-PORT LVDS REPEATERS

FEATURES

- Two Line Receivers and Eight ('109) or Sixteen ('117) Line Drivers Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard
- Typical Data Signaling Rates to 400 Mbps or Clock Frequencies to 400 MHz
- Outputs Arranged in Pairs From Each Bank
- Enabling Logic Allows Individual Control of Each Driver Output Pair, Plus All Outputs
- Low-Voltage Differential Signaling With Typical Output Voltage of 350 mV and a 100-Ω Load
- Electrically Compatible With LVDS, PECL, LVPECL, LVTTL, LVCMOS, GTL, BTL, CTT, SSTL, or HSTL Outputs With External Termination Networks
- Propagation Delay Times < 4.5 ns
- Output Skew Less Than 550 ps Bank Skew Less Than150 ps Part-to-Part Skew Less Than 1.5 ns
- Total Power Dissipation Typically <500 mW With All Ports Enabled and at 200 MHz
- Driver Outputs or Receiver Input Equals High Impedance When Disabled or With V_{CC} < 1.5 V
- Bus-Pin ESD Protection Exceeds 12 kV
- Packaged in Thin Shrink Small-Outline Package With 20-Mil Terminal Pitch

DESCRIPTION

The SN65LVDS109 and SN65LVDS117 are configured as two identical banks, each bank having one differential line receiver connected to either four ('109) or eight ('117) differential line drivers. The outputs are arranged in pairs having one output from each of the two banks. Individual output enables are provided for each pair of outputs and an additional enable is provided for all outputs.

The line receivers and line drivers implement the electrical characteristics of low-voltage differential signaling (LVDS). LVDS, as specified in EIA/TIA-644, is a data signaling technique that offers low power, low noise emission, high noise immunity, and high switching speeds. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.)

The intended application of these devices, and the LVDS signaling technique, is for point-to-point or point-to-multipoint (distributed simplex) baseband data transmission on controlled impedance media of approximately 100 Ω . The transmission media may be printed-circuit board traces, backplanes, or cables. The large number of drivers integrated into the same silicon substrate, along with the low pulse skew of balanced signaling, provides extremely precise timing alignment of the signals being repeated from the inputs. This is particularly advantageous for implementing system clock and data distribution trees.

The SN65LVDS109 and SN65LVDS117 are characterized for operation from -40° C to 85° C.


| SN65LV DBT PA (TOP) | | DGG P | VDS117 ACKAGE VIEW) |
|--|--|---|--|
| GND [1 V _{CC} [2 GND [3 NC [4 ENM [5 ENA [6 ENB [7 1A [8 1B [9 GND [10 2A [11 2B [12 ENC [13 END [14 NC [15 NC [16 GND [17 V _{CC} [18 GND [19 | 38 A1Y 37 A1Z 36 A2Y 35 A2Z 34 NC 33 B1Y 32 B1Z 31 B2Y 30 B2Z 29 NC 26 C1Y 25 C2Z 24 NC 23 D1Y 24 D1Z 20 D2Z | GND [1 V _{CC} [2 V _{CC} [3 GND [4 NC [5 ENM [6 ENA [7 ENB [8 ENC [9 END [10 NC [11 GND [12 1A [13 1B [14 GND [15 V _{CC} [16 V _{CC} [16 V _{CC} [17 GND [15 V _{CC} [16 V _{CC} [17 GND [15 V _{CC} [16 V _{CC} [17 GND [22 ENF [24 ENF [23 ENF [24 ENF [24 ENF [22 ENF [24 ENF [26 NC [27 NC [28 GND [29 V _{CC} [30 V _{CC} [31 GND [32 | 64] A1Y 63] A1Z 62] A2Y 61] A2Z 60] B1Y 59] B1Z 58] B2Y 57] B2Z 56] C1Y 55] C1Z 54] C2Y 53] C2Z 54] C2Y 53] C2Z 52] D1Y 51] D1Z 50] D2Y 49] D2Z 48] E1Y 47] E1Z 46] E2Y 48] E1Y 47] E1Z 46] E2Y 48] F1Z 46] F2Y 41] F2Z 40] G1Y 39] G1Z 38] G2Y 37] G2Z 36] H1Y 35] H1Z 34] H2Y 33] H2Z |




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



LOGIC DIAGRAM (POSITIVE LOGIC)



SELECTION GUIDE TO LVDS SPLITTERS


The SN65LVDS109 and SN75LVDS117 are both members of a family of LVDS splitters and repeaters. A brief overview of the family is provided by Table 1.

| DEVICE | NUMBER OF INPUTS | NUMBER OF OUTPUTS | PACKAGE | COMMENTS |
|-------------|------------------------|-------------------------|------------|-----------------------------|
| SN65LVDS104 | 1 LVDS | 4 LVDS | 16-pin D | 4-Port LVDS repeater |
| SN65LVDS105 | 1 LVTTL | 4 LVDS | 16-pin D | 4-Port TTL-to-LVDS repeater |
| SN65LVDS108 | 1 LVDS | 8 LVDS | 38-pin DBT | 8-Port LVDS repeater |
| SN65LVDS109 | 2 LVDS | 8 LVDS | 38-pin DBT | Dual 4-port LVDS repeater |
| SN65LVDS116 | 1 LVDS | 16 LVDS | 64-pin DGG | 16-Port LVDS repeater |
| SN65LVDS117 | 2 LVDS | 16 LVDS | 64-pin DGG | Dual 8-Port LVDS repeater |

Table 1. LVDS SPLITTER AND REPEATER FAMILY

| FUNCTION TABLE | | | | | | | |
|------------------------------------|------|------|----|---|--|--|--|
| INPUTS | OUTI | PUTS | | | | | |
| $V_{ID} = V_A - V_B$ | ENx | xΥ | хZ | | | | |
| Х | L | Х | Z | Z | | | |
| Х | Х | L | Z | Z | | | |
| $V_{ID} \ge 100 \text{ mV}$ | Н | Н | Н | L | | | |
| –100 mV < V _{ID} < 100 mV | Н | н | ? | ? | | | |
| $V_{ID} \leq -100 \text{ mV}$ | Н | Н | L | Н | | | |

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



SLLS369F-AUGUST 1999-REVISED FEBRUARY 2005



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | UNIT |
|------------------------------|------------------------------------|------------------------------|
| Supply voltage range, V | –0.5 V to 4 V | |
| Innut voltago rongo | Enable inputs | –0.5 V to 6 V |
| Input voltage range | A, B, Y or Z | –0.5 V to 4 V |
| Electrostatic discharge | A, B, Y, Z, and GND ⁽³⁾ | Class 3, A:12 kV, B: 500 V |
| Continuous power dissipation | | See Dissipation Rating Table |
| Storage temperature ran | –65°C to 150°C | |
| Lead temperature 1,6 m | 260°C | |

Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating* (1) conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

(2) (3) Tested in accordance with MIL-STD-883C Method 3015.7.

DISSIPATION RATING TABLE

| PACKAGE | T _A ≤ 25°C POWER RATING | DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C | T _A = 85°C POWER RATING |
|---------|---------------------------------------|---|---------------------------------------|
| DBT | 1277 mW | 10.2 mW/°C | 644 mW |
| DGG | 2094 mW | 16.7 mW/°C | 1089 mW |

This is the inverse of the junction-to-ambient thermal resistance when board-mounted (low-k) with no (1) air flow.

RECOMMENDED OPERATING CONDITIONS

| | | MIN | NOM | MAX | UNIT |
|---------------------|---|-----|-----|-----------------------|------|
| V _{CC} | Supply voltage | 3 | 3.3 | 3.6 | V |
| V _{IH} | High-level input voltage | 2 | | | V |
| V _{IL} | Low-level input voltage | | | 0.8 | V |
| V_{I} or V_{IC} | Voltage at any bus terminal (separately or common-mode) | 0 | | V _{CC} - 0.8 | V |
| T _A | Operating free-air temperature | -40 | | 85 | °C |

ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

| | PAF | RAMETER | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT | | |
|----------------------------------|--------------------------------------|--|--|-------|--------------------|-----------|------|--|--|
| V _{ITH+} | Positive-going d | ifferential input voltage threshold | Cas Figure 4 and Table 2 | | | 100 | | | |
| V _{ITH-} | Negative-going | differential input voltage threshold | See Figure 1 and Table 2 | -100 | | | mV | | |
| V _{OD} | Differential outp | ut voltage magnitude | | 247 | 340 | 454 | | | |
| $\Delta V_OD $ | Change in differ between logic st | ential output voltage magnitude tates | R _L = 100 Ω, V _{ID} = \pm 100 mV, See Figure 1 and Figure 2 | -50 | | 50 | mV | | |
| V _{OC(SS)} | Steady-state co | mmon-mode output voltage | | 1.125 | | 1.37 5 | V | | |
| $\Delta V_{OC(SS)}$ | Change in stead voltage betweer | dy-state common-mode output | See Figure 3 | -50 | | 50 | mV | | |
| V _{OC(PP)} | Peak-to-peak co | ommon-mode output voltage | | | 50 | 150 | | | |
| I _{CC} Supply current | | SN65LVDS109 | Enabled, $R_L = 100 \Omega$ | | 46 | 64 | | | |
| | Supply ourrent | 31032703109 | Disabled | | 6 | 8 | mA | | |
| | Supply current | SN65LVDS117 | Enabled, $R_L = 100 \Omega$ | | 85 | 122 | ША | | |
| | | | Disabled | | 6 | 8 | | | |
| 1 | Input current (A | or P inputo) | $V_{I} = 0 V$ | -2 | | -20 | μA | | |
| I _I | input current (A | or B inputs) | V _I = 2.4 V | -1.2 | | | | | |
| I _{I(OFF)} | Power-off input | current (A or B inputs) | $V_{CC} = 1.5 \text{ V}, \qquad V_I = 2.4 \text{ V}$ | | | 20 | μA | | |
| I _{IH} | High-level input | current (enables) | $V_{IH} = 2 V$ | | | 20 | μA | | |
| IIL | Low-level input | current (enables) | V _{IL} = 0.8 V | | | 10 | μA | | |
| 1 | Short-circuit out | put current | V_{OY} or $V_{OZ} = 0 V$ | | | ±24 | mA | | |
| I _{OS} Short-circuit ou | | $V_{OD} = 0 V$ | | | ±12 | mA | | | |
| I _{OZ} | High-impedance | e output current | $V_{O} = 0 V \text{ or } V_{CC}$ | | | ±1 | μA | | |
| I _{O(OFF)} | Power-off outpu | t current | $V_{CC} = 1.5 \text{ V}, \qquad V_{O} = 3.6 \text{ V}$ | | | ±1 | μA | | |
| C _{IN} | Input capacitant | ce (A or B inputs) | V _I = 0.4 sin (4E6πt) + 0.5 V | | 5 | | ۳Ē | | |
| Co | Output capacita | nce (Y or Z outputs) | $V_{I} = 0.4 \sin (4E6\pi t) + 0.5 V$, Disabled | | 9.4 | | pF | | |

(1) All typical values are at 25° C and with a 3.3-V supply.

SLLS369F-AUGUST 1999-REVISED FEBRUARY 2005

SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|---------------------|--|--------------------------------------|-----|--------------------|-----|------|
| t _{PLH} | Propagation delay time, low-to-high-level output | | 1.6 | 2.8 | 4.5 | ~~ |
| t _{PHL} | Propagation delay time, high-to-low-level output | | 1.6 | 2.8 | 4.5 | ns |
| t _r | Differential output signal rise time | | 0.3 | 0.8 | 1.2 | ~~ |
| t _f | Differential output signal fall time | $R_{L} = 100 \Omega, C_{L} = 10 pF,$ | 0.3 | 0.8 | 1.2 | ns |
| t _{sk(p)} | Pulse skew (t _{PHL} - t _{PLH}) ⁽²⁾ | See Figure 4 | | 140 | 500 | |
| t _{sk(o)} | Output skew ⁽³⁾ | | | 100 | 550 | ps |
| t _{sk(b)} | Bank skew ⁽⁴⁾ | | | 40 | 150 | ps |
| t _{sk(pp)} | Part-to-part skew ⁽⁵⁾ | | | | 1.5 | ns |
| t _{PZH} | Propagation delay time, high-impedance-to-high-level output | | | 5.7 | 15 | |
| t _{PZL} | Propagation delay time, high-impedance-to-low-level output | Cale Firmure F | | 7.7 | 15 | |
| t _{PHZ} | Propagation delay time, high-level-to-high-impedance output | See Figure 5 | | 3.2 | 15 | ns |
| t _{PLZ} | Propagation delay time, low-level-to-high-impedance output | | | 3.2 | 15 | |

All typical values are at 25°C and with a 3.3-V supply.
t_{sk(p)} is the magnitude of the time difference between the t_{PLH} and t_{PHL} of any output of a single device.
t_{sk(o)} is the magnitude of the time difference between the t_{PLH} or t_{PHL} of any outputs with both inputs tied together.

(4) (5)

 $t_{sk(p)}$ is the magnitude of the time difference between the t_{PLH} of t_{PRL} of the two outputs of any bank of a single device. $t_{sk(p)}$ is the magnitude of the time difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Voltage and Current Definitions

| APPLIED | /OLTAGES | RESULTING DIFFERENTIAL INPUT VOLTAGE | RESULTING COMMON- MODE INPUT VOLTAGE |
|---------|-----------------|---|---|
| VIA | V _{IB} | V _{ID} | V _{IC} |
| 1.25 V | 1.15 V | 100 mV | 1.2 V |
| 1.15 V | 1.25 V | –100 mV | 1.2 V |
| 2.4 V | 2.3 V | 100 mV | 2.35 V |
| 2.3 V | 2.4 V | –100 mV | 2.35 V |
| 0.1 V | 0 V | 100 mV | 0.05 V |
| 0 V | 0.1 V | –100 mV | 0.05 V |
| 1.5 V | 0.9 V | 600 mV | 1.2 V |
| 0.9 V | 1.5 V | –600 mV | 1.2 V |
| 2.4 V | 1.8 V | 600 mV | 2.1 V |
| 1.8 V | 2.4 V | –600 mV | 2.1 V |
| 0.6 V | 0 V | 600 mV | 0.3 V |
| 0 V | 0.6 V | –600 mV | 0.3 V |






Figure 2. V_{OD} Test Circuit




A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth = 500 ±10 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of V_{OC(PP)} is made on test equipment with a –3 dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulsewidth = 10 ±0.2 ns . C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 4. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal




A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth = 500 ±10 ns . C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.


Figure 5. Enable and Disable Time Circuit and Definitions




TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS (continued)



NOTES: Input: 2¹⁵ PRBS with peak-to-peak jitter < 100 ps at 100 Mbps, all outputs enabled and loaded with differential 100-Ω loads, worst-case output, supply decoupled with 0.1-μF and 0.001-μF ceramic 0603-style capacitors placed 1 cm from the device. Figure 10.




NOTES: Input: 50% duty cycle square wave with jitter period < 10 ps at 100 MHz, all outputs enabled and loaded with differential 100-Ω loads, worst-case output, supply decoupled with 0.1-µF and 0.001-µF ceramic 0603-style capacitors 1 cm from the device.

Figure 11.


TEXAS INSTRUMENTS www.ti.com

SLLS369F-AUGUST 1999-REVISED FEBRUARY 2005





NOTES: Input: 2¹⁵ PRBS with peak-to-peak jitter < 115 ps at 100 Mbps, all outputs enabled and loaded with differential 100-Ω loads, worst-case output, supply decoupled with 0.1-µF and 0.001-µF ceramic 0805-style capacitors 1 cm from the device. Figure 12.



NOTES: Input: 50% duty cycle square wave with jitter period < 10 ps at 100 MHz, all outputs enabled and loaded with differential 100-Ω loads, worst-case output, supply decoupled with 0.1-µF and 0.001-µF ceramic 0805-style capacitors 1 cm from the device.

Figure 13.



TYPICAL CHARACTERISTICS (continued)




Figure 14. Typical Differential Eye Pattern at 400 Mbps



APPLICATION INFORMATION

FAIL SAFE

A common problem with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between –100 mV and 100 mV and within its recommended input common-mode voltage range. Hovever, TI LVDS receivers handles the open-input circuit situation differently.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver pulls each line of the signal pair to near V_{CC} through 300-k Ω resistors as shown in Figure 15. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level regardless of the differential input voltage.




Figure 15. Open-Circuit Fail Safe of the LVDS Receiver

It is only under these conditions that the output of the receiver will be valid with less than a 100 mV differential input voltage magnitude. The presence of the termination resistor, Rt, does not affect the fail-safe function as long as it is connected as shown in Figure 15. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.

CLOCK DISTRIBUTION

The SN65LVDS109 and SN65LVDS117 devices solve several problems common to the distribution of timing critical clock and data signals. These problems include:

- Excessive skew between the signals
- Noise pickup over long signaling paths
- High power consumption
- Control of which signal paths are enabled or disabled
- Elimination of radiation from unterminated lines

Buffering and splitting the two related signals on the same silicon die minimizes corruption of the timing relation between the two signals. Buffering and splitting the two signals in separate devices will introduce considerably higher levels of uncontrolled timing skew between the two signals. Higher speed operation and more timing tolerance for other components of the system is enabled by the tighter system timing budgets provided by the single die implementations of the SN65LVDS109 and SN65LVDS117.

The use of LVDS signaling technology for both the inputs and the outputs provides superior common-mode and noise tolerance compared to single-ended I/O technologies. This is particularly important because the signals that are being distributed must be transmitted over longer distances, and at higher rates, than can be accommodated with single-ended I/Os. In addition, LVDS consumes considerably less power than other high-performance differential signaling schemes.

APPLICATION INFORMATION (continued)

The enable inputs provided for each output pair may be used to turn on or off any of the paths. This function is required to prevent radiation of signals from the unterminated signal lines on open connectors, such as when boards or devices are being swapped in the end equipment. The individual bank enables are also required if redundant paths are being utilized for reliability reasons.

The diagram below shows how a pair of clock (C) and data (D) input signals is being identically repeated out two of the available output pairs. A third output pair is shown in the disabled state.




Figure 16. LVDS Repeating Splitter Application Example Showing Individual Path Control

INPUT LEVEL TRANSLATION

An LVDS receiver can be used to receive various other types of logic signals. Figure 17 through Figure 25 show the termination circuits for SSTL, HSTL, GTL, BTL, LVPECL, PECL, CMOS, and TTL.




Figure 17. Stub-Series Terminated (SSTL) or High-Speed Transceiver Logic (HSTL)

TEXAS INSTRUMENTS www.ti.com

SLLS369F-AUGUST 1999-REVISED FEBRUARY 2005

APPLICATION INFORMATION (continued)




Figure 18. Center-Tap Termination (CTT)





Figure 19. Gunning Transceiver Logic (GTL)





APPLICATION INFORMATION (continued)




Figure 21. Low-Voltage Positive Emitter-Coupled Logic (LVPECL)






Figure 22. Positive Emitter-Coupled Logic (PECL)


SLLS369F-AUGUST 1999-REVISED FEBRUARY 2005





APPLICATION INFORMATION (continued)















PACKAGING INFORMATION

| Orderable Device | Status | Package Type | • | Pins | • | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|-------------------|--------|--------------|---------|------|------|----------------------------|------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| SN65LVDS109DBT | ACTIVE | TSSOP | DBT | 38 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | LVDS109 | Samples |
| SN65LVDS109DBTG4 | ACTIVE | TSSOP | DBT | 38 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | LVDS109 | Samples |
| SN65LVDS117DGG | ACTIVE | TSSOP | DGG | 64 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | LVDS117 | Samples |
| SN65LVDS117DGGG4 | ACTIVE | TSSOP | DGG | 64 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | LVDS117 | Samples |
| SN65LVDS117DGGR | ACTIVE | TSSOP | DGG | 64 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | LVDS117 | Samples |
| SN65LVDS117DGGRG4 | ACTIVE | TSSOP | DGG | 64 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | LVDS117 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

17-Mar-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Texas Instruments





TSSOP

DGG


64

TAPE AND REEL INFORMATION

SN65LVDS117DGGR

*A

TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

8.4

24.4

17.3

1.7

12.0

w

(mm)

24.0

Pin1

Quadrant

Q1

| All dimensions are nominal | | | | | | | | |
|----------------------------|--------------------|--|--------------------------|--------------------------|-----|------------|------------|------------|
| Device | Package Drawing | | Reel Diameter (mm) | Reel Width W1 (mm) | · / | B0 (mm) | K0 (mm) | P1 (mm) |

2000

330.0

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

17-Aug-2012




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN65LVDS117DGGR | TSSOP | DGG | 64 | 2000 | 367.0 | 367.0 | 45.0 |

DBT (R-PDSO-G38)


PLASTIC SMALL OUTLINE



B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-153.





- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated