

## DS90LV011AH High Temperature 3V LVDS Differential Driver

Check for Samples: [DS90LV011AH](#)

### FEATURES

- -40°C to 125°C Operating Temperature Range
- Conforms to TIA/EIA-644-A Standard
- >400Mbps (200MHz) Switching Rates
- 700 ps (100 ps Typical) Maximum Differential Skew
- 1.5 ns Maximum Propagation Delay
- Single 3.3V Power Supply
- ±350 mV Differential Signaling
- Power Off Protection (Outputs in TRI-STATE)
- Pinout Simplifies PCB Layout
- Low Power Dissipation (23 mW @ 3.3V Typical)
- SOT-23 5-Lead Package
- Pin Compatible with SN65LVDS1

### DESCRIPTION

The DS90LV011AH is an LVDS driver optimized for high data rate and low power applications. The DS90LV011AH is a current mode driver allowing power dissipation to remain low even at high frequency. In addition, the short circuit fault current is also minimized. The device is designed to support data rates in excess of 400Mbps (200MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

The device is offered in a 5-lead SOT-23 package. The LVDS outputs have been arranged for easy PCB layout. The differential driver outputs provide low EMI with its typical low output swing of 350 mV. The DS90LV011AH can be paired with its companion single line receiver, the DS90LT012AH, or with any of TI's LVDS receivers, to provide a high-speed LVDS interface.

### Connection Diagram





Figure 1. Top View  
See Package Number DBV (R-PDSO-G5)

### Functional Diagram



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

### Absolute Maximum Ratings<sup>(1)(2)</sup>

Supply Voltage ( $V_{DD}$ )	-0.3V to +4V
LVC MOS input voltage (TTL IN)	-0.3V to +3.6V
LVDS output voltage (OUT $\pm$ )	-0.3V to +3.9V
LVDS output short circuit current	24mA
Maximum Package Power Dissipation @ +25°C	
DBV Package	902 mW
Derate DBV Package	7.22 mW/°C above +25°C
Thermal resistance ( $\theta_{JA}$ )	138.5°C/Watt
Storage Temperature	-65°C to +150°C
Lead Temperature Range Soldering	
(4 sec.)	+260°C
Maximum Junction Temperature	+150°C
ESD Ratings	
HBM (1.5 k $\Omega$ , 100 pF)	≥ 9kV
EIAJ (0 $\Omega$ , 200 pF)	≥ 900V
CDM (0 $\Omega$ , 0 pF)	≥ 2000V
IEC direct (330 $\Omega$ , 150 pF)	≥ 4kV

- (1) "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be specified. They are not meant to imply that the devices should be operated at these limits. [Electrical Characteristics](#) specifies conditions of device operation.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

### Recommended Operating Conditions

	Min	Typ	Max	Units
Supply Voltage ( $V_{DD}$ )	3.0	3.3	3.6	V
Temperature ( $T_A$ )	-40	+25	+125	°C

## Electrical Characteristics

 Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. <sup>(1)(2)(3)</sup>

Symbol	Parameter	Conditions	Pin	Min	Typ	Max	Units
$ V_{OD} $	Output Differential Voltage	$R_L = 100\Omega$ (Figure 2 and Figure 3)	OUT+, OUT-	250	350	450	mV
$\Delta V_{OD}$	$V_{OD}$ Magnitude Change				3	35	mV
$V_{OS}$	Offset Voltage	$R_L = 100\Omega$ (Figure 2)		1.125	1.22	1.375	V
$\Delta V_{OS}$	Offset Magnitude Change			0	1	25	mV
$I_{OFF}$	Power-off Leakage	$V_{OUT} = 3.6V$ or GND, $V_{DD} = 0V$			$\pm 1$	$\pm 10$	$\mu A$
$I_{OS}$	Output Short Circuit Current <sup>(4)</sup>	$V_{OUT+}$ and $V_{OUT-} = 0V$			-6	-24	mA
$I_{OSD}$	Differential Output Short Circuit Current <sup>(4)</sup>	$V_{OD} = 0V$			-5	-12	mA
$C_{OUT}$	Output Capacitance				3		pF
$V_{IH}$	Input High Voltage		TTL IN	2.0		$V_{DD}$	V
$V_{IL}$	Input Low Voltage			GND		0.8	V
$I_{IH}$	Input High Current	$V_{IN} = 3.3V$ or 2.4V			$\pm 2$	$\pm 10$	$\mu A$
$I_{IL}$	Input Low Current	$V_{IN} = GND$ or 0.5V			$\pm 1$	$\pm 10$	$\mu A$
$V_{CL}$	Input Clamp Voltage	$I_{CL} = -18$ mA		-1.5	-0.6		V
$C_{IN}$	Input Capacitance				3		pF
$I_{DD}$	Power Supply Current	No Load	$V_{IN} = V_{DD}$ or GND	$V_{DD}$	5	8	mA
		$R_L = 100\Omega$			7	10	mA

- (1) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except  $V_{OD}$ .
- (2) All typicals are given for:  $V_{DD} = +3.3V$  and  $T_A = +25^\circ C$ .
- (3) The DS90LV011AH is a current mode device and only function with datasheet specification when a resistive load is applied to the drivers outputs.
- (4) Output short circuit current ( $I_{OS}$ ) is specified as magnitude only, minus sign indicates direction only.

## Switching Characteristics

 Over Supply Voltage and Operating Temperature Ranges, unless otherwise specified. <sup>(1)(2)(3)(4)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$t_{PHLD}$	Differential Propagation Delay High to Low	$R_L = 100\Omega$ , $C_L = 15$ pF (Figure 4 and Figure 5)	0.3	1.0	1.5	ns
$t_{PLHD}$	Differential Propagation Delay Low to High		0.3	1.1	1.5	ns
$t_{SKD1}$	Differential Pulse Skew $ t_{PHLD} - t_{PLHD} $ <sup>(5)</sup>		0	0.1	0.7	ns
$t_{SKD3}$	Differential Part to Part Skew <sup>(6)</sup>		0	0.2	1.0	ns
$t_{SKD4}$	Differential Part to Part Skew <sup>(7)</sup>		0	0.4	1.2	ns
$t_{TLH}$	Transition Low to High Time		0.2	0.5	1.0	ns
$t_{THL}$	Transition High to Low Time		0.2	0.5	1.0	ns
$f_{MAX}$	Maximum Operating Frequency <sup>(8)</sup>		200	250		MHz

- (1) All typicals are given for:  $V_{DD} = +3.3V$  and  $T_A = +25^\circ C$ .
- (2) These parameters are specified by design. The limits are based on statistical analysis of the device performance over PVT (process, voltage, temperature) ranges.
- (3)  $C_L$  includes probe and fixture capacitance.
- (4) Generator waveform for all tests unless otherwise specified:  $f = 1$  MHz,  $Z_O = 50\Omega$ ,  $t_r \leq 1$  ns,  $t_f \leq 1$  ns (10%-90%).
- (5)  $t_{SKD1}$ ,  $|t_{PHLD} - t_{PLHD}|$ , is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.
- (6)  $t_{SKD3}$ , Differential Part to Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same  $V_{DD}$  and within  $5^\circ C$  of each other within the operating temperature range.
- (7)  $t_{SKD4}$ , part to part skew, is the differential channel to channel skew of any event between devices. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution.  $t_{SKD4}$  is defined as  $|Max - Min|$  differential propagation delay.
- (8)  $f_{MAX}$  generator input conditions:  $t_r = t_f < 1$  ns (0% to 100%), 50% duty cycle, 0V to 3V. Output criteria: duty cycle = 45%/55%,  $V_{OD} > 250mV$ . The parameter is specified by design. The limit is based on the statistical analysis of the device over the PVT range by the transitions times ( $t_{TLH}$  and  $t_{THL}$ ).

## PARAMETER MEASUREMENT INFORMATION




Figure 2. Differential Driver DC Test Circuit




Figure 3. Differential Driver Full Load DC Test Circuit




Figure 4. Differential Driver Propagation Delay and Transition Time Test Circuit




Figure 5. Differential Driver Propagation Delay and Transition Time Waveforms

## APPLICATION INFORMATION

**Table 1. Device Pin Descriptions**

Package Pin Number	Pin Name	Description
<b>SOT-23</b>		
5	TTL IN	LVTTL/LVCMOS driver input pins
4	OUT+	Non-inverting driver output pin
3	OUT-	Inverting driver output pin
2	GND	Ground pin
1	V <sub>DD</sub>	Power supply pin, +3.3V ± 0.3V
	NC	No connect

## REVISION HISTORY

Changes from Original (April 2013) to Revision A	Page
• Changed layout of National Data Sheet to TI format .....	<a href="#">5</a>

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DS90LV011AHMF/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	N04	<a href="#">Samples</a>
DS90LV011AHMFX/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	N04	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90LV011AHMF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
DS90LV011AHMFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90LV011AHMF/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
DS90LV011AHMFX/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0

## GENERIC PACKAGE VIEW

DBV 5

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4073253/P


DBV0005A



# PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/C 04/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.

# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/C 04/2017

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/C 04/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

DBV0005A



# PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/C 04/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.

# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/C 04/2017

NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/C 04/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.