
INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC03A March 1994



TEA1064A

GENERAL DESCRIPTION

The TEA1064A is a bipolar integrated circuit that performs all the speech and line interface functions required in fully electronic telephone sets. It performs electronic switching between dialling and speech and has a powerful DC supply for peripheral circuits. The IC operates at line voltages down to 1.8 V DC (with reduced performance) to facilitate the use of more telephone sets connected in parallel. The transmit signal on the line is dynamically limited (speech-controlled) to prevent distortion at high transmit levels of both the sending signal and the sidetone.

FEATURES


- Low DC line voltage; operates down to 1.8 V (excluding polarity guard)
- Voltage regulator with low voltage drop and adjustable static resistance
- DC line voltage adjustment facility
- Provides a supply for external circuits in two options: unregulated supply, regulated line voltage; stabilized supply, line voltage varies with supply current
- Dynamic limiting (speech-controlled) in transmit direction prevents distortion of line signal and sidetone
- Symmetrical high-impedance inputs (64 kΩ) for dynamic, magnetic or piezo-electric microphones
- Asymmetrical high-impedance input (32 kΩ) for electret microphones
- DTMF signal input
- Confidence tone in the earpiece during DTMF dialling
- Mute input for disabling speech during pulse or DTMF dialling
- Power-down input for improved performance during pulse dial or register recall (flash)
- Receiving amplifier for magnetic, dynamic or piezo-electric earpieces
- Large amplification setting ranges on microphone and earpiece amplifiers
- Line loss compensation (line current dependent) for microphone and earpiece amplifiers (not used for DTMF amplifier)
- Gain control curve adaptable to exchange supply
- Automatic disabling of the DTMF amplifier in extremely-low voltage conditions
- Microphone MUTE function available with switch

PACKAGE OUTLINES

TEA1064A :20-lead DIL; plastic (SOT146).⁽¹⁾ TEA1064AT:20-lead mini-pack; plastic (SO20; SOT163A).⁽²⁾

Notes

- 1. SOT146-1; 1998 Jun 18.
- 2. SOT163-1; 1998 Jun 18.



TEA1064A

QUICK REFERENCE DATA

PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Operating ambient temperature						
range		T _{amb}	-25	-	+ 75	°C
Line current operating range:						
normal operation		l _{line}	11	-	140 ⁽¹⁾	mA
with reduced performance		l _{line}	2	-	11	mA
Internal supply current:						
power-down input LOW	V _{CC1} = 2.8 V	I _{CC1}	-	1.3	1.6	mA
power-down input HIGH	V _{CC1} = 2.8 V	I _{CC1}	-	60	82	μA
Voltage gain range:						
microphone amplifier		Gv	44	-	52	dB
receiving amplifier		Gv	20	-	45	dB
Line loss compensation:						
gain control range		Gv	5.7	6.1	6.5	dB
exchange supply voltage						
range		V _{exch}	36	-	60	V
exchange feeding bridge						
resistance range		R _{exch}	400	-	1000	Ω
Maximum output voltage swing						
on LN (peak-to-peak value)	$R15 + R16 = 448 \Omega$					
	I _{line} = 15 mA					
	$I_p = 2 \text{ mA}$	V _{LN(p-p)}	3.7	3.95	4.2	V
	$I_p = 4 \text{ mA}$	V _{LN(p-p)}	3.0	3.25	3.5	V
Regulated line voltage applicat	tion					
	R15 = 0 Ω;					
	R16 = 392 Ω					
Supply for peripherals	I _{line} = 15 mA					
	I _p = 1.4 mA	Vp	2.5	_	_	V
	I _p = 2.7 mA;					
	$R_{\text{REG-SLPE}} = 20 \text{ k}\Omega$	Vp	2.9	_	_	V
DC line voltage	I _{line} = 15 mA					
	without R _{REG-SLPE}	V _{LN}	-	3.57	-	V
	$R_{REG-SLPE} = 20 \text{ k}\Omega$	V _{LN}	_	4.57	-	V


TEA1064A

PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Stabilized supply voltage application						
	R15 = 392 Ω;					
	R16 = 56 Ω					
Supply for peripherals	I _{line} = 15 mA					
	$I_p = 0$ to 4 mA	V _{CC2-SLPE}	3.05	3.3	3.55	V
DC line voltage	I _{line} = 15 mA					
	$I_p = 2 \text{ mA}$	V _{LN}	4.2	4.4	4.8	V
	$I_p = 4 \text{ mA}$	V _{LN}	4.9	5.1	5.5	V

Note

1. For TEA1064AT the maximum line current depends on the heat dissipating qualities of the mounted device.

PINNING



1	LN	positive line terminal
2	GAS1	gain adjustment; transmitting amplifier
3	GAS2	gain adjustment; transmitting amplifier
4	QR-	inverting output, receiving amplifier
5	QR+	non-inverting output, receiving amplifier
6	GAR	gain adjustment; receiving amplifier
7	DLS/ MMUTE	decoupling for transmit amplifier dynamic and microphone MUTE input
8	MIC-	inverting microphone input
9	MIC+	non-inverting microphone input
10	STAB	current stabilizer
11	V_{EE}	negative line terminal
12	DTMF	dual-tone multi-frequency input
13	IR	receiving amplifier input
14	MUTE	mute input
15	PD	power-down input
16	V _{CC1}	internal supply decoupling
17	REG	voltage regulator decoupling
18	AGC	automatic gain control input
19	V _{CC2}	reference voltage with respect to SLPE
20	SLPE	slope adjustment for DC curve/reference for peripheral circuits.

TEA1064A

FUNCTIONAL DESCRIPTION

Supplies V_{CC1}, V_{CC2}, LN, SLPE, REG and STAB (Fig.3)

Power for the TEA1064A and its peripheral circuits is usually obtained from the telephone line. The IC develops its own supply voltage at V_{CC1} and regulates its voltage drop. The internal supply requires a decoupling capacitor between V_{CC1} and V_{EE} . The internal current stabilizer is set by a 3.6 k Ω resistor between STAB and V_{EE} .

The DC current flowing into the set is determined by the exchange supply voltage V_{exch} , the feeding bridge resistance R_{exch} , the subscriber line DC resistance R_{line} and the DC voltage (including polarity guard) on the subscriber set (see Fig.3).

The internal voltage regulator generates a temperature-compensated reference voltage that is available between V_{CC2} and SLPE [V_{ref} = V_{CC2-SLPE} = 3.3 V (typ.)]. This internal voltage regulator requires decoupling by a capacitor between REG and V_{EE} (C3).

The reference voltage can be used to:


- regulate directly the line voltage (stabilized $V_{LN-SLPE} = V_{CC2-SLPE})^{(1)}$
- to stabilize the supply voltage for peripherals.

Regulated line voltage

In this application the V_{CC2} pin is connected to the LN pin as shown in Fig.3. This configuration gives a stabilized voltage across pins LN and SLPE which, applied via the low-pass filter R16, C15, provides a supply to the peripherals that is independent of the line current and depends only on the peripheral supply current.


The value of R16 and the level of the DC voltage V_{LN-SLPE} determine the supply capabilities. In the basic application R16 = 392 Ω and C15 = 220 μ F. The worst-case peripheral supply current as a function of supply voltage is shown in Fig.4. To increase the supply capabilities, the DC voltage V_{LN-SLPE} can be increased by using R_{VA(REG-SLPE)} or by decreasing the value of R16.

 The TEA1064A application with regulated line voltage is the same as is used for TEA1060/TEA1061, TEA1067 and TEA1068 integrated circuits.



TEA1064A

Low voltage versatile telephone transmission circuit with dialler interface and transmit level dynamic limiting



 I_{line} = 15 mA; R16 = 392 $\Omega;$ R15 = 0 $\Omega;$ valid for MUTE = 0 and 1. Line current has very little influence

Fig.4 Minimum supply current for peripherals (I_p) as a function of the peripheral supply voltage (V_p) .

The maximum AC output swing on the line at low line currents is influenced by R16 (limited by current) and the maximum output swing on the line at high line currents is influenced by the DC voltage V_{LN-SLPE} (limited by voltage). In both these situations, the internal dynamic limiter in the sending channel prevents distortion when the microphone input is overdriven. The maximum AC output swing on LN is shown in Fig.5; practical values for R16 are from 200 to 600 Ω and this influences both the maximum output swing at low line currents and the supply capabilities.

The SLPE pin is the ground reference for peripheral circuits, therefore inputs MUTE, PD and DTMF are also referenced to SLPE.

Active microphones can be supplied between V_{CC1} and V_{EE}. Low-power circuits that provide only MUTE and/or PD inputs to the TEA1064A also can be powered from V_{CC1}. However V_{CC1} cannot be used for circuits that provide DTMF signals to the TEA1064A because V_{CC1} is referred to ground.

If the line current l_{line} exceeds l_{CC1} + 0.25 mA, the voltage converter shunts the excess current to SLPE via LN; where $l_{CC1}\approx$ 1.3 mA, the value required by the IC for normal operation.

The DC line voltage on LN is:

- $V_{LN} = V_{LN-SLPE} + (I_{SLPE} \times R9)$
- $V_{LN} = V_{ref} + ([I_{line} I_{CC1} 0.25 \times 10^{-3} \text{ A}] \times \text{R9})$

in which

 V_{ref} = 3.3 V \pm 0.25 V is the internal reference voltage between V_{CC2} and SLPE; its value can be adjusted by external resistor R_{VA}

R9 = external resistor between SLPE and V_{EE} (20 Ω in basic application).

With R9 = 20 Ω , this results in:

$$\begin{split} & \mathsf{V}_{\mathsf{LN}} = 3.57 \pm 0.25 \; \mathsf{V} \; at \; \mathsf{I}_{\mathsf{line}} = 15 \; \mathsf{mA} \\ & \mathsf{V}_{\mathsf{LN}} = 4.17 \pm 0.3 \; \mathsf{V} \; at \; \mathsf{I}_{\mathsf{line}} = 15 \; \mathsf{mA}, \\ & \mathsf{R}_{\mathsf{VA}(\mathsf{REG}\text{-}\mathsf{SLPE})} = 33 \; \mathsf{k\Omega} \\ & \mathsf{V}_{\mathsf{LN}} = 4.57 \pm 0.35 \; \mathsf{V} \; at \; \mathsf{I}_{\mathsf{line}} = 15 \; \mathsf{mA}, \\ & \mathsf{R}_{\mathsf{VA}(\mathsf{REG}\text{-}\mathsf{SLPE})} = 20 \; \mathsf{k\Omega} \end{split}$$


The preferred value for R9 is 20 Ω . Changing R9 influences microphone gain, DTMF gain, the gain control characteristics, sidetone, and the DC characteristics (especially the low voltage characteristics).

In normal conditions, $I_{SLPE} >> (I_{CC1} + 0.25 \text{ mA})$ and the static behaviour is equivalent to a voltage regulator diode with an internal resistance of R9. In the audio frequency range the dynamic impedance is determined mainly by R1. The equivalent impedance of the circuit in the audio frequency range is shown in Fig.6.

The internal reference voltage V_{CC2-SLPE} can be increased by external resistor R_{VA(REG-SLPE)} connected between REG and SLPE. The supply voltage V_{CC2-SLPE} is shown as a function of R_{VA(REG-SLPE)} in Fig.7. Changing the reference voltage influences the output swing of both sending and receiving amplifiers.

At line currents below 8 mA (typ.), the DC voltage dropped across the circuit is adjusted to a lower level automatically (approximately 1.8 V at 2 mA). This gives the possibility of operating more telephone sets in parallel with DC line voltages (excluding polarity guard) down to an absolute minimum of 1.8 V. At line currents below 8 mA (typ.), the circuit has limited sending and receiving levels.

TEA1064A



March 1994

TEA1064A

Stabilized peripheral supply voltage

The configuration shown in Fig.8 provides a stabilized voltage across pins V_{CC2} and SLPE for peripheral circuits (such as dialling and control circuits); the DC voltage V_{LN} now varies with the peripheral supply current.

The V_{CC2-SLPE} supply must be decoupled by capacitor C15. For stable loop operation, resistor R16 ($\approx 50~\Omega$) is connected between V_{CC2} and SLPE in series with C15. The voltage regulator control loop is completed by resistor R15 between LN and V_{CC2}.


For sets with an impedance of 600 Ω , practical values are: R15 = 200 to 600 Ω ; C15 = 220 μ F; C3 = 470 nF. The ratio R15/R16 \leq 8 is for stable loop operation with sufficient phase margin, and R15/R16 \geq 6 is for satisfactory set impedance in the audio frequency range.

For sets with complex impedance, the value of C3 and the ratio R15/R16 are different (further information is given in the TEA1064A Application Report⁽¹⁾).

The peripheral supply capability depends mainly on the available line current, the required AC output swing on the line, the maximum permitted DC voltage on the line and

the values of external components (especially R15). With R15 = 392 Ω and R16 = 56 Ω (basic application) the maximum possible AC output swing on the line as a function of line current is as shown in Fig.9, the curve parameter is the peripheral supply current (I_p). Different values for R15 (from 200 to 600 Ω) maintaining 6 < R15/R16 < 8 give different results (these are described in the TEA1064A Application Report $^{(1)}$.

(1) Supplied on request.



TEA1064A

The DC line voltage on LN is

 $V_{LN} = V_{LN-SLPE} + (I_{SLPE} \times R9).$

Therefore

 $V_{LN} = V_{ref} + ([I_p + 0.25 \times 10^{-3} \text{ A}] \times \text{R15}) + ([I_{line} - I_{CC1} - 0.25 \times 10^{-3} \text{ A}] \times \text{R9})$


in which:

 V_{ref} is the internal reference voltage between V_{CC2} and SLPE (the value of V_{ref} can be adjusted by an external resistor, R_{VA}). V_{ref} = 3.3 V (typ.) without R_{VA}


 I_p is the supply current used by peripheral circuits

R15 is an external resistor between LN and V_{CC2} (392 Ω in the basic application)

R9 is an external resistor between SLPE and V_{EE} (20 Ω in the basic application)



The DC voltage V_{LN-SLPE} as a function of I_p with R15 as a parameter is shown in Fig.10. In the audio frequency range, the dynamic impedance is determined mainly by R1. The equivalent impedance in the audio range of the circuit (Fig.8) is shown in Fig.11.



 $V_{CC2\text{-}SLPE}$ can be adjusted between approximately 3.3 and 4.3 V by changing the value of R_{VA}, this results in a parallel-shift of the curves. The total voltage drop $V_{LN} \approx V_{LN\text{-}SLPE} + ([I_{line} - 1.55 \text{ mA}] \times \text{R9}).$

Fig.10 Curves showing the typical voltage drop between LN and SLPE as a function of the supply current for peripherals with R15 as a parameter: $V_{CC2-SLPE} = 3.3 V$ (R_{VA} not connected).




Fig.11 Equivalent impedance between LN and V_{EE} at f > 300 Hz in the application with stabilized supply voltage for peripheral circuits.


TEA1064A

Microphone inputs MIC+ and MIC- and gain pins GAS1 and GAS2

The TEA1064A has symmetrical microphone inputs, its input impedance is 64 k Ω (2 × 32 k Ω) and its voltage amplification is typ. 52 dB with R7 = 68 k Ω . Either dynamic, magnetic or piezo-electric microphones can be used, or an electret microphone with a built-in FET buffer. Arrangements for the microphone types are shown in Fig.12.

The gain of the microphone amplifier is proportional to external resistor R7 connected between GAS1 and GAS2 and with this it can be adjusted between 44 dB and 52 dB to suit the sensitivity of the transducer.

An external 100 pF capacitor (C6) is required between GAS1 and SLPE to ensure stability. A larger value of C6 may be chosen to obtain a first-order low-pass filter with a cut-off frequency corresponding to the time constant $R7 \times C6$.



Dynamic limiter (microphone) pin DLS/MMUTE

A low level at the DLS/MMUTE pin inhibits the microphone inputs MIC+ and MIC– but has no influence on the receiving and DTMF amplifiers.


Removing the low level at the DLS/MMUTE pin provides the normal function of the microphone amplifier after a short time determined by the capacitor connected to DLS/MMUTE pin. The microphone mute function can be realised by a simple switch as shown in Fig.13.

To prevent distortion of the transmitted signal, the gain of the sending amplifier is reduced rapidly when peaks of the signal on the line exceed an internally-determined threshold. The time in which gain reduction is effected (attack time) is very short. The circuit stays in the gain-reduced condition until the peaks of the sending signal remain below the threshold level. The sending gain then returns to normal after a time determined by the capacitor connected to DLS/MMUTE (release time).

The internal threshold adapts automatically to the DC voltage setting of the circuit (voltage $V_{LN-SLPE}$). This


means that the maximum output swing on the line will be higher if the DC voltage dropped across the circuit is increased.

Fig.14 shows the maximum possible output swing on the line as a function of the DC voltage drop (V_{LN-SLPE}) with $I_{\text{line}} - I_p$ as a parameter.



March 1994

TEA1064A




The internal threshold level is lowered automatically if the DC current in the transmit output stage is insufficient. This prevents distortion of the sending signal in applications using parallel-connected telephones or telephones operating over long lines, for example.

Dynamic limiting also considerably improves sidetone performance in over-drive conditions (less distortion; limited sidetone level).

Receiving amplifier IR, QR+, QR- and GAR

The receiving amplifier has one input IR and two complementary outputs, QR+ (non-inverting) and QR– (inverting). These outputs may be used for single-ended or differential drive, depending on the type and sensitivity of the earpiece used (see Fig.15). Gain from IR to QR+ is typically 31 dB with R4 = 100 k Ω , sufficient for low-impedance magnetic or dynamic earpieces which are suitable for single-ended drive. By using both outputs (differential drive) the gain is increased by 6 dB. Differential drive can be used when the earpiece impedance exceeds 450 Ω as with high-impedance dynamic, magnetic or piezo-electric earpieces.



Ig.15 Alternative receiver arrangements: a) dynamic earpiece with an impedance less than 450 Ω ; b) dynamic earpiece with an impedance more than 450 Ω ; c) magnetic earpiece with an impedance more than 450 Ω , resistor (1) may be connected to prevent distortion (inductive load); d) piezo-electric earpiece, resistor (2) is required to increase the phase margin (stability with capacitive load).


TEA1064A


The output voltage of the receiving amplifier is specified for continuous-wave drive. Fig.16 shows the maximum output swing of the receiving amplifier as a function of the DC voltage drop (V_{LN}). The maximum output voltage will be higher under speech conditions, where the ratio of the peak to the RMS value is higher.

The gain of the receiving amplifier can be adjusted to suit the sensitivity of the transducer used. The adjustment range is between 20 dB and 39 dB with single-ended drive and between 26 dB and 45 dB with differential drive. The gain is proportional to the external resistor R4 connected between GAR and QR+. The overall gain between LN and QR+ can be found by subtracting the attenuation of the anti-sidetone network (32 dB) from the amplifier gain.

Two external capacitors (C4 =100 pF and

 $C7 = 10 \times C4 = 1$ nF) ensure stability. A larger value may be chosen to obtain a first-order low-pass filter. The cut-off frequency corresponds with the time constant R4 × C4. The relationship C7 = 10 × C4 must be maintained.





Automatic gain control input AGC

Automatic compensation of line loss is obtained by connecting a resistor (R6) between AGC and V_{EE}. This automatic gain control varies the gain of the microphone amplifier and receiving amplifier in accordance with the DC line current. The control range is 6.1 dB; this corresponds to a 5 km line of 0.5 mm diameter copper twisted-pair cable (DC resistance = 176 Ω /km, average attenuation = 1.2 dB/km). The DTMF gain is not affected by this feature.

The value of R6 must be chosen with reference to the exchange supply voltage and its feeding bridge resistance (see Fig.17 and Table 1). Different values of R6 give the same line current ratios at the start and the end of the control range. If automatic line-loss compensation is not required the AGC pin can be left open, the amplifiers then give their maximum gain.

TEA1064A




Table 1Values of R6 giving optimum line-loss
compensation at various values of exchange
supply voltage (V_{exch}) and exchange feeding
bridge resistance (R_{exch}); R9 = 20 Ω .

			R _{exch} (Ω)						
		400	400 600 800 100						
		R6 (kΩ)							
	36	84.5	66.5	X	Х				
V _{exch} (V)	48	118	93.1	77.8	66.5				
(*)	60	Х	Х	97.6	84.5				

MUTE input (see notes 1. and 2.)

MUTE = HIGH enables the DTMF input and inhibits the microphone and receiving amplifier inputs.

MUTE = LOW or open-circuit disables the DTMF input and enables the microphone and receiving amplifier inputs.

Switching MUTE gives negligible clicks at the telephone outputs and on the line.

Dual-tone multi-frequency input DTMF (see note 1.)

When the DTMF input is enabled, dialling tones may be sent on to the line. The voltage gain between DTMF-SLPE and LN-V_{EE} is typ. 26 dB less than the gain of the microphone amplifier and varies with R7 in the same way as the gain of the microphone amplifier. This means that the tone level at the DTMF input has to be adjusted after

setting the gain of the microphone amplifier. With $R7 = 68 \text{ k}\Omega$ the gain is typically 26 dB.

The signalling tones can be heard in the earpiece at a low level (confidence tone).

Power-down input PD (see notes 1. and 2.)

During pulse dialling or register recall (timed loop break) the telephone line is interrupted; as a consequence it provides no supply for the transmission circuit connected to V_{CC1} or for the peripherals between V_{CC2} and SLPE. These supply gaps are bridged by the charges in the capacitors C1 and C15. The requirements on these capacitors are eased by applying a HIGH level to the PD input during the time of the loop break. This reduces the internal supply current I_{CC1} from (typ.) 1.3 mA to (typ.) 60 μ A and switches off the voltage regulator to prevent discharge via LN and V_{CC2}.

A HIGH level at PD also internally disconnects the capacitor at REG so that the voltage stabilizer has no switch-on delay after line interruptions. This minimizes the contribution of the IC to the current waveform during pulse dialling or register recall.

When the power-down facility is not required, the PD pin can be left open-circuit or connected to SLPE.

Side-tone suppression

Suppression of the transmitted signal in the earpiece is obtained by the anti-sidetone network comprising $R1//Z_{line}$,

TEA1064A

R2, R3, R8, R9 and Z_{bal} (see Fig.18). Maximum compensation is obtained when the following conditions are fulfilled:

a) $R9 \times R2 = R1 \times (R3 + [R8//Z_{bal}])$

b) $(Z_{bal}/[Z_{bal} + R8]) = (Z_{line}/[Z_{line} + R1])$

If fixed values are chosen for R1, R2, R3 and R9, then condition a) is always fulfilled provided $|R8//Z_{bal}| \ll R3$.

To obtain optimum sidetone suppression, condition b) has to be fulfilled, resulting in:

 $Z_{bal} = (R8/R1) \times Z_{line} = k \times Z_{line}$

where k is a scale factor; k = (R8/R1).

The scale factor k (value of R8) is chosen to meet the following criteria:

- compatibility with a standard capacitor from the E6 or E12 range for Z_{bal};
- |Z_{bal}//R8| << R3 to fulfil condition a) and thus ensure correct anti-sidetone bridge operation;
- |Z_{bal} + R8 | >> R9 to avoid influencing the transmit gain.

In practice Z_{line} varies considerably with the line length and line type. Therefore the value chosen for Z_{bal} should be for an average line length giving satisfactory sidetone suppression with short and long lines. The suppression also depends on the accuracy of the match between Z_{bal} and the impedance of the average line.

Example

The line impedance for which optimum suppression is to be obtained can be represented by

210 Ω + (1265 Ω // 140 nF). This represents a 5 km line of 0.5 mm diameter copper twisted-pair cable matched with 600 Ω (176 Ω /km; 38 nF/km).


With k = 0.64 this results in: R8 = 390 Ω ; Z_{bal} = 130 Ω + (820 Ω // 220 nF).

The anti-sidetone network for the TEA1060 family shown in Fig.18 attenuates the signal received from the line by 32 dB before it enters the receiving amplifier. The attenuation is almost constant over the whole audio-frequency range.

Alternatively a conventional Wheatstone bridge can be used as an anti-sidetone circuit (Fig.19). Both bridge types can be used with either resistive or complex set impedances. (More information on the balancing of anti-sidetone bridges can be obtained in our publication *"Versatile speech transmission ICs for electronic telephone sets"*, order number 9398 341 10011).

Notes

- 1. The reference used for the MUTE, DTMF and PD inputs is SLPE.
- 2. A LOW level for any of these pins is defined by connection to SLPE, a HIGH level is defined as a voltage greater than V_{SLPE} + 1.5 V and smaller than V_{CC1} + 0.4 V.





TEA1064A

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

PARAMETER	CONDITIONS	SYMBOL	MIN.	MAX.	UNIT
Positive line voltage continuous		V _{LN}	-	12	V
Repetitive line voltage during					
switch-on line interruption		V _{LN}	-	13.2	V
Repetitive peak line voltage					
one 1 ms pulse per 5 s	R9 = 20 Ω;				
	R10 = 13 Ω				
	(Fig.24)	V _{LN}	-	28	V
Line current TEA1064A (note 1)	R9 = 20 Ω	I _{LN}	-	140	mA
Line current TEA1064AT (note 1)	R9 = 20 Ω	I _{LN}	-	140	mA
Input voltage on pins other than					
LN and V_{CC2}		Vi	V _{EE} -0.7	V _{CC1} + 0.7	V
Total power dissipation (note 2)	R9 = 20 Ω				
TEA1064A		P _{tot}	-	714	mW
TEA1064AT		P _{tot}	-	555	mW
Storage temperature range		T _{stg}	-40	+ 125	°C
Operating ambient temperature range		T _{amb}	-25	+ 75	°C
Junction temperature		Т	-	+ 125	°C

Notes

1. Mostly dependent on the maximum required T_{amb} and on the voltage between LN and SLPE. See Figs 20 and 21 to determine the current as a function of the required voltage and the temperature.


2. Calculated for the maximum ambient temperature specified T_{amb} = 75 °C and a maximum junction temperature of 125 °C.


THERMAL RESISTANCE

From junction to ambient in free air

TEA1064A	R _{th j-a}	=	70 K/W
TEA1064AT mounted on glass epoxy board 41 \times 19 \times 1.5 mm	R _{th j-a}	=	90 K/W

TEA1064A





12

TEA1064A

CHARACTERISTICS

 I_{line} = 11 to 140 mA; V_{EE} = 0 V; f = 800 Hz; T_{amb} = 25 °C; R_L = 600 Ω ; tested in the circuit of Fig.22 or 23); unless otherwise specified

PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supplies LN, V _{CC1} , V _{CC2} (pins 1, 16, 19)						
Reference DC voltage between						
V _{CC2} and SLPE	I _{line} = 15 mA					
	$I_p = 0; 4 \text{ mA}$					
R _{VA} not connected		V _{CC2-SLPE}	3.05	3.3	3.55	V
Variation with temperature	I _{line} = 15 mA	V _{CC2-SLPE} /ΔT	-3.0	-1.0	1.0	mV/K
Variation with line current referred						
to 15 mA	I _{line} = 100 mA	$\Delta V_{CC2-SLPE}$	_	60	_	mV
With R_{VA} connected between						
REG and SLPE	R _{VA} = 33 kΩ	V _{CC2-SLPE}	3.6	3.8	4.2	V
	$R_{VA} = 20 \text{ k}\Omega$	V _{CC2-SLPE}	3.95	4.2	4.65	V
DC line voltage:	V/ -					
voltage drop between LN and V_{EE}	MIC-, MIC+					
	inputs open;					
	R15 = 392 Ω;					
	without R_{VA}					
at I _{line} = 15 mA	$I_p = 0 \text{ mA}$	V _{LN}	3.4	3.6	4.0	V
	$I_p = 2 \text{ mA}$	V _{LN}	4.2	4.4	4.8	V
	$I_p = 4 \text{ mA}$	V _{LN}	4.9	5.1	5.5	V
at I _{line} = 100 mA	$I_p = 2 \text{ mA}$	V _{LN}	_	6.1	7.0	V
at $I_{\text{line}} = 140 \text{ mA}$	Ip = 2 mA	VLN	_	7.0	7.8	v
Voltage drop under low current						
conditions	$I_p = 0 \text{ mA}$					
Conditione	$I_{\text{line}} = 2 \text{ mA}$	V _{LN}	_	1.8	_	V
	$I_{\text{line}} = 4 \text{ mA}$	V _{LN}	_	2.2	_	v
	$I_{\text{line}} = 7 \text{ mA}$	V _{LN}	_	3.2		V
	$I_{\text{line}} = 11 \text{ mA}$	V _{LN}	_	3.5	_	v
Internal supply current I _{CC1} :		V LN		0.0		V
current into pin V_{CC1}	V _{CC1} = 2.8 V					
	PD = LOW			1.3	1.6	mA
	PD = LOW PD = HIGH	I _{CC1}	_	60	82	μA
Microphone inputs MIC-, MIC+		I _{CC1}	-		02	μΑ
(pins 8, 9)						
Input impedance:						
differential		Zi	51	64	77	kΩ
single-ended		Zi	25.5	32.0	38.5	kΩ
Common mode rejection ratio		CMRR	_	82	_	dB


PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Voltage gain (see Fig.22)	I _{line} = 15 mA;					
	R7 = 68 kΩ	Gv	51	52	53	dB
Variation of G_v with frequency,						
referred to 0.8 kHz	f = 300 and 3400 Hz	$\Delta G_v f$	-0.5	± 0.1	+ 0.5	dB
Variation of G_v with temperature,						
referred to 25 °C	without R6;					
	I _{line} = 50 mA;					
	$T_{amb} = -25 \text{ to} + 75 ^{\circ}\text{C}$	$\Delta G_{v}T$	-	± 0.2	-	dB
DTMF input (pin 12)						
Input impedance		Zi	16.8	20.7	24.6	kΩ
Voltage gain (see Fig.22)	I _{line} = 15 mA;					
	R7 = 68 kΩ	G _v	25	26	27	dB
Variation of G_v with frequency,						
referred to 0.8 kHz	f = 300 and 3400 Hz	∆G _v f	-0.5	± 0.1	+ 0.5	dB
	f = 697 and 1633 Hz	∆G _v f	-0.2	± 0.05	+ 0.2	dB
Variation of G_v with temperature,						
referred to 25 °C	I _{line} = 50 mA;					
	$T_{amb} = -25 \text{ to} + 75^{\circ}\text{C}$	ΔG _v T	_	± 0.2	0.5	dB
Gain adjustment inputs GAS1, GAS2 (pins 2, 3)						
Transmitting amplifier,						
gain adjustment range		ΔG_v	-8	_	+ 0	dB
Sending amplifier output LN (pin 1)						
Dynamic limiter						
•						
Output voltage swing (peak-to-peak value)	15					
(peak-to-peak value)	I _{line} = 15 mA; R7 = 68 kΩ;					
	$I_p = 0 \text{ mA};$ $V_{i(rms)} = 3.6 \text{ mV}$	N	3.6	4.0	4.5	V
Total harmonic distortion	$V_{i(rms)} = 3.6 \text{ mV} + 10 \text{ dB}$	V _{LN(p-p)} THD	5.0	1.5	2.0	v %
	$V_i = 3.6 \text{ mV} + 10 \text{ dB}$ $V_i = 3.6 \text{ mV} + 15 \text{ dB}$	THD	_	2.8	10.0	%
Output voltage swing	v ₁ = 5.0 mv + 15 dB			2.0	10.0	70
(peak-to-peak value)	$V_i = 3.6 \text{ mV} + 10 \text{ dB}$					
(peak to-peak value)	$I_p = 2 \text{ mA}$	V _{LN(p-p)}	3.7	3.95	4.2	V
	$I_p = 4 \text{ mA}$		3.0	3.25	3.5	v
	$I_p = 0 \text{ mA};$	V _{LN(p-p)}	0.0	0.20	0.0	
	$I_{\text{line}} = 7 \text{ mA},$	V _{LN(p-p)}		2	_	V
	$I_{\text{lne}} = 7 \text{ mA}$ $I_{\text{p}} = 0 \text{ mA};$	v LN(p-p)				
	$I_p = 0 \text{ mA},$ $I_{\text{line}} = 4 \text{ mA}$			1	_	V
		V _{LN(p-p)}		l'		v

PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Dynamic behaviour of limiter	C16 = 470 nF					
attack time, V _{mic} jumps from						
2 mV to 40 mV		t _{att}	_	1.5	5.0	ms
release time, V _{mic} jumps from						
40 mV to 2 mV		t _{rel}	50	150	_	ms
Noise output voltage (RMS value)	l _{line} = 15 mA;					
	R7 = 68 kΩ;					
	200 Ω between					
	MIC- and MIC+;					
	psophometrically					
	weighted (P53 curve)	V _{no(rms)}	_	-72	_	dBmp
Receiving amplifier input IR (pin 13)						
Input impedance		Zi	17	21	25	kΩ
			17	21	25	K52
Receiving amplifier outputs QR- QR+ (pins 4, 5)						
Output impedance	single-ended	Zo	-	4	-	Ω
Voltage gain	Fig.23;					
	I _{line} = 15 mA;					
	R4 = 100 kΩ					
single-ended; R_T = 300 Ω		Gv	30	31	32	dB
differential; $R_T = 600 \Omega$		G _v	36	37	38	dB
Variation with frequency,						
referred to 0.8 kHz	f = 300 and 3400 Hz	∆G _v f	-0.5	-0.2	0	dB
Variation with temperature,						
referred to 25 °C	without R6;					
	I _{line} = 50 mA;					
	$T_{amb} = -25 \text{ to } +75 ^{\circ}\text{C}$	ΔG _v T	_	± 0.2	_	dB
Output voltage (RMS value)	THD = 2%;					
	sinewave drive;					
	R4 = 100 kΩ;					
	I _{line} = 15 mA					
single-ended; $R_T = 150 \Omega$	$I_p = 0 \text{ mA}$	V _{o(rms)}	_	0.22	_	V
	$I_p = 2 \text{ mA}$	V _{o(rms)}	_	0.35	_	V
differential; $R_T = 450 \Omega$	$I_p = 0 \text{ mA}$	V _{o(rms)}	_	0.39	_	V
· ·	$I_p = 2 \text{ mA}$	V _{o(rms)}	_	0.64	_	V
differential; $C_T = 47 \text{ nF}$;						
(100 Ω series resistor); f = 3400 Hz	$I_p = 0 \text{ mA}$	V _{o(rms)}	_	0.57	_	V
· · · · · · · · · · · · · · · · · · ·	$I_p = 2 \text{ mA}$	V _{o(rms)}	_	0.9	_	V

PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Output voltage (RMS value)	$I_p = 0 mA;$					
	THD = 10%;					
	sinewave drive;					
	R4 = 100 kΩ;					
	single-ended;					
	R _T = 150 Ω;					
	I _{line} = 4 mA	V _{o(rms)}	-	25	-	mV
	I _{line} = 7 mA	V _{o(rms)}	-	160	-	mV
Noise output voltage (RMS value)	I _{line} = 15 mA;					
	$R_4 = 100 \text{ k}\Omega;$					
	psophometrically					
	weighted					
	(P53 curve);					
	pin IR open					
	single-ended;					
	R _T = 300 Ω;	V _{no(rms)}	-	45	-	μV
	differential;					
	R _T = 600 Ω	V _{no(rms)}	-	90	-	μV
Noise output voltage (RMS value)	in circuit of Fig.23;					
	S1 in position 2;					
	200 Ω between					
	MIC+ and MIC-;					
	single-ended;					
	R _T = 300 Ω					
	R ₇ = 68 kΩ	V _{no(rms)}	-	100	-	μV
	R ₇ = 24.9 kΩ	V _{no(rms)}	-	65	-	μV
Gain adjustment input GAR (pin 6)						
Receiving amplifier,						
gain adjustment range		ΔG_v	-11	_	+8	dB
MUTE INPUT (pin 14)						
			1.5 +		V _{CC1}	
Input voltage HIGH		VIH	V _{SLPE}	-	+ 0.4	V
					0.3 +	
Input voltage LOW		V _{IL}	0	-	V _{SLPE}	V
Input current		I _{mute}	_	11	20	μA
Change of microphone amplifier						
gain at mute-ON	MUTE = HIGH	$-\Delta G_v$	_	100	_	dB


PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Voltage gain from input						
DTMF-SLPE to QR+ output						
with mute-ON	MUTE = HIGH;					
	single-ended load;			-18		dB
	R _L = 300 Ω	G _v	-	-10	-	uБ
Power-down input PD (pin 15)						
Input voltage HIGH		VIH	1.5 +	_	V _{CC1} + 0.4	V
			V _{SLPE}		0.3 +	
Input voltage LOW		V _{IL}	0	-	V _{SLPE}	V
Input current		I _{PD}	_	5	10	μA
Automatic gain control input AGC						
(pin 18)						
Controlling the gain from						
IR (pin 13) to QR+, QR-						
(pins 4, 5) and the gain						
from MIC+, MIC- (pins 8, 9)						
to LN (pin 1)	R6 = 93.1 kΩ					
	(between pins 18 and 11)					
gain control range with respect to						
$I_{\text{line}} = 15 \text{ mA}$	I _{line} = 75 mA	–G _v	5.7	6.1	6.5	dB
Highest line current		- •				
for maximum gain		l _{line}	_	24	_	mA
Lowest line current						
for minimum gain		l _{line}	_	61	_	mA
Change of gain						
between I_{line} = 15 and 35 mA		$-\Delta G_v$	0.9	1.4	1.9	dB
Microphone mute						
input DLS/MMUTE (pin 7)						
Input voltage low		VIL	V _{EE}	_	V _{EE} +	V
					0.3	
Input current at low						
input voltage		I _{IL}	-85	-60	-35	μA
Release time after a low	C16 470 - E			20		
level on pin 7 Change of microphone amplifier	C16 = 470 nF	t _{rel}	-	30	-	ms
Change of microphone amplifier gain at low input voltage on						
pin 7		$-\Delta G_v$		100	_	dB
Piii /		-20v			<u> </u>	ub .

TEA1064A



20 log | V_o / V_i | .

TEA1064A



APPLICATION INFORMATION


The basic application circuit is shown in Fig.24 and some typical applications are shown in Figs 25, 26 and 27.

In the basic application, the circuit provides two possibilities for supplies to peripheral circuits:


- regulated line voltage V_{LN} (stabilized V_{LN-SLPE}) and unregulated supply voltage for peripheral circuits, the supply voltage is dependent only on the peripheral supply current. This application is the same as that used for TEA1060/TEA1061, TEA1067 and TEA1068;
- stabilized supply voltage for peripherals (V_{CC2-SLPE}), the DC line voltage depends on the current flowing to the peripheral circuits.

Philips Semiconductors

Product specification



TEA1064A



The diode bridge and R10 limit the current into, and the voltage across, the circuit during line transients. A different protection

arrangement is required for pulse dialling or register recall.


26


March 1994


TEA1064A

For the basic application giving regulated line voltage the above circuit is changed as follows:

- R15 must be short-circuited;
- the value of R16 is changed to 392 Ω ;
- the value of C3 is changed to 4.7 μ F.








TEA1064A

Low voltage versatile telephone transmission circuit with dialler interface and transmit level dynamic limiting

PACKAGE OUTLINES

DIP20: plastic dual in-line package; 20 leads (300 mil)



Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES		EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTIO		ISSUE DATE
SOT146-1			SC603			-92-11-17- 95-05-24

SOT146-1

TEA1064A

Low voltage versatile telephone transmission circuit with dialler interface and transmit level dynamic limiting

SO20: plastic small outline package; 20 leads; body width 7.5 mm SOT163-1 D A X = v 🕅 A |*□*| y Q pin 1 index 10 detail X + **w** M e bp 10 mm 0 5 scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) Α E⁽¹⁾ D⁽¹⁾ z ⁽¹⁾ UNIT A₁ A_2 A_3 bp с е ${\sf H}_{\sf E}$ L Lp Q v w У θ max 0.30 2.45 0.49 10.65 0.9 0.32 13.0 7.6 1.1 1.1 mm 2.65 0.25 0.25 0.25 1.27 1.4 0.1 1.0 0.4 0.10 2.25 0.36 0.23 12.6 7.4 10.00 0.4 8° 0° 0.012 0.096 0.019 0.013 0.51 0.30 0.419 0.043 0.043 0.035 0.10 inches 0.01 0.050 0.055 0.01 0.01 0.004 0.004 0.089 0.014 0.009 0.49 0.29 0.394 0.016 0.039 0.016 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

C	OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
V		IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
S	OT163-1	075E04	MS-013AC				-95-01-24 97-05-22

TEA1064A

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (order code 9398 652 90011).

DIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

SO

REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 $^{\circ}$ C.

WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

TEA1064A

DEFINITIONS

Data sheet status						
Objective specification	This data sheet contains target or goal specifications for product development.					
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.					
Product specification	This data sheet contains final product specifications.					
Limiting values						
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.						
Application information						
Where application information is given, it is advisory and does not form part of the specification.						

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

TEA1064A

NOTES

TEA1064A

NOTES

TEA1064A

NOTES

Philips Semiconductors – a worldwide company

Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160 1010, Fax. +43 160 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 32 88 2636, Fax. +45 31 57 0044 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 23 53 60, Fax. +49 40 23 536 300 Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS, Tel. +30 1 4894 339/239, Fax. +30 1 4814 240 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14 Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Middle East: see Italy Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160. Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Pakistan: see Singapore Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Poland: UI. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327 Portugal: see Spain Romania: see Italy Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919 Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762, Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria Slovenia: see Italy South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494 South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 821 2382 Spain: Balmes 22, 08007 BARCELONA Tel. +34 93 301 6312, Fax. +34 93 301 4107 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263 Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd. 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. +90 212 279 2770. Fax. +90 212 282 6707 Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381 Uruguay: see South America Vietnam: see Singapore Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 625 344, Fax.+381 11 635 777 Internet: http://www.semiconductors.philips.com

© Philips Electronics N.V. 1998

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

415102/00/02/pp36

Date of release: March 1994

Document order number: 9397 750 nnnnn

SCA60

Let's make things better.



