















SN74AHC1G09

SCLS724D -MAY 2011-REVISED SEPTEMBER 2016

## SN74AHC1G09 Single 2-Input Positive-AND Gate With Open-Drain Output

### **Features**

- Operating Range from 2 V to 5.5 V
- Maximum t<sub>pd</sub> of 6 ns at 5 V
- ±8-mA Output Drive at 5 V
- Schmitt-Trigger Action at All Inputs Makes the Circuit Tolerant for Slower Input Rise and Fall Time
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22:
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

## **Applications**

- **Barcode Scanners**
- Cable Solutions
- E-Books
- **Embedded PCs**
- Field Transmitter: Temperature or Pressure
- **Fingerprint Biometrics**
- HVAC: Heating, Ventilating, and Air Conditioning
- Network-Attached Storage (NAS)
- Server Motherboard and PSU
- Software Defined Radios (SDR)
- TV: High Definition (HDTV), LCD, and Digital
- Video Communications Systems
- Wireless Data Access Cards, Headsets. Keyboards, Mice, and LAN Cards

## 3 Description


The SN74AHC1G09 is a single 2-input positive-AND gate with an open drain output configuration. The device performs the Boolean logic  $Y = A \times B$  or  $Y = \overline{A + B}$  in positive logic.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
SN74AHC1G09DBVR	SOT-23 (5)	2.90 mm x 1.60 mm		
SN74AHC1G09DCKR	SC70 (5)	2.00 mm x 1.25 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Logic Diagram**





## **Table of Contents**

1	Features 1		8.2 Functional Block Diagram	7
-				
2	Applications 1			
3	Description 1		8.4 Device Functional Modes	
4	Revision History 2	9	Application and Implementation	8
5	Pin Configuration and Functions3		9.1 Application Information	8
6	Specifications		9.2 Typical Application	8
U	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	9
	6.2 ESD Ratings	11	Layout	9
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	9
	6.4 Thermal Information		11.2 Layout Example	9
	6.5 Electrical Characteristics	12	Device and Documentation Support	
	6.6 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V 5		12.1 Documentation Support	. 10
	6.7 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} \dots 5$		12.2 Receiving Notification of Documentation Updates	s 10
	6.8 Operating Characteristics5		12.3 Community Resources	. 10
	6.9 Typical Characteristics5		12.4 Trademarks	. 10
7	Parameter Measurement Information 6		12.5 Electrostatic Discharge Caution	. 10
8	Detailed Description7		12.6 Glossary	. 10
•	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	. 10

## 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision C (January 2016) to Revision D	Page
Deleted 200-V Machine Model from Features	1
Changed description for pin A from No connection to Input	3
Added Receiving Notification of Documentation Updates section	10
Changes from Revision B (July 2011) to Revision C	Page
Added ESD Ratings table, Feature Description section, Device Functional Modes, Applic	ation and Implementation

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section



## 5 Pin Configuration and Functions





### Pin Functions<sup>(1)</sup>

PIN		1/0	DESCRIPTION			
NAME	NO.	I/O	DESCRIPTION			
Α	1	I	Input			
В	2	I	Input			
GND	3	_	Ground			
V <sub>CC</sub>	5	_	Power pin			
Υ	4	0	Output			

<sup>(1)</sup> See Mechanical, Packaging, and Orderable Information for dimensions.

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	-0.5	7	V
VI	Input voltage (2)	-0.5	7	V
Vo	Output voltage <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.7	V
I <sub>IK</sub>	Input clamp current (V <sub>I</sub> < 0)	-20		mA
I <sub>OK</sub>	Output clamp current ( $V_O < 0$ or $V_O > V_{CC}$ )	-20		mA
Io	Continuous output current (V <sub>O</sub> = 0 to V <sub>CC</sub> )	-25	+25	mA
	Continuous current through V <sub>CC</sub> or GND	-50	+50	mA
TJ	Maximum junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
.,	Flactrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500	V
V <sub>(ESD)</sub>		Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		V
		V <sub>CC</sub> = 5.5 V	3.85		
		V <sub>CC</sub> = 2 V		0.5	
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9	V
		V <sub>CC</sub> = 5.5 V		1.65	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	5.5	V
		V <sub>CC</sub> = 2 V		50	μA
$I_{OL}$	Low-level output current	V <sub>CC</sub> = 3.3 V ± 0.3 V		4	0
		V <sub>CC</sub> = 5 V ± 0.5 V		8	mA
41/4	land to a silina da a fall acta	V <sub>CC</sub> = 3.3 V ± 0.3 V		100	A /
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 5 V ± 0.5 V		20	ns/V
T <sub>A</sub>	Operating free-air temperature		-55	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*, SCBA004.

#### 6.4 Thermal Information

		SN74AHC		
THERMAL METRIC <sup>(1)</sup>		DBV (SOT-23)	DCK (SC70)	UNIT
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	206	252	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	T <sub>A</sub>	MIN	TYP	MAX	UNIT
		2 V				0.1	
	$I_{OL} = 50 \mu A$	3 V				0.1	
		4.5 V				0.1	
			T <sub>A</sub> = 25°C			0.36	
V <sub>OL</sub>	$I_{OL} = 4 \text{ mA}$	3 V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			0.44	V
			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$			0.55	
	I <sub>OL</sub> = 8 mA	4.5 V	$T_A = 25$ °C			0.36	
			$T_A = -40^{\circ}C$ to $+85^{\circ}C$			0.44	
			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$			0.55	
	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V	T <sub>A</sub> = 25°C			±0.1	μΑ
I <sub>I</sub>			$T_A = -40^{\circ}C$ to $+85^{\circ}C$			±1	
			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$			±2	
			T <sub>A</sub> = 25°C			1	
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	$T_A = -40^{\circ}C$ to $+85^{\circ}C$			10	μΑ
			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$			20	
C	V V or CND	<i>5</i> \/	T <sub>A</sub> = 25°C		4	10	~F
C <sub>i</sub>	$V_I = V_{CC}$ or GND	5 V	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$			10	pF



## 6.6 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	T <sub>A</sub>	MIN	TYP	MAX	UNIT
				$T_A = 25^{\circ}C$		3.6	7	
	A or B Y	Υ	C <sub>L</sub> = 15 pF	$T_A = -40$ °C to +85°C	1		8	ns
				$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	1		8.5	
t <sub>PD</sub>		A or B Y	C <sub>L</sub> = 50 pF	$T_A = 25^{\circ}C$		6.5	11	
	A or B			$T_A = -40$ °C to +85°C	1.5		12	ns
				$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	1.5		12.5	

## 6.7 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	T <sub>A</sub>	MIN	TYP	MAX	UNIT
		Y		$T_A = 25^{\circ}C$		2.5	5	
	A or B		C <sub>L</sub> = 15 pF	$T_A = -40$ °C to +85°C	1		6	ns
				$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	1		6.5	
t <sub>PD</sub>	A or B Y		$T_A = 25^{\circ}C$		4.6	7.5		
		$C_{L} = 50 \text{ pF}$	$T_A = -40$ °C to +85°C	1.5		8	ns	
				$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	1.5		8.5	

## 6.8 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

	, A			
	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load, f = 1 MHz	5	pF

## 6.9 Typical Characteristics





Figure 1. TPD Across V<sub>CC</sub> at 25°C

Copyright © 2011–2016, Texas Instruments Incorporated

Submit Documentation Feedback



#### 7 Parameter Measurement Information



A. C<sub>L</sub> includes probe and jig capacitance.

**VOLTAGE WAVEFORMS** 

**PROPAGATION DELAY TIMES** 

**INVERTING AND NONINVERTING OUTPUTS** 

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  3 ns.  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.
- F. Since this device has open-drain outputs, t<sub>PLZ</sub> and t<sub>PZL</sub> are the same as t<sub>PD</sub>.
- G.  $t_{PZL}$  is measured at  $V_{CC}/2$ .
- H.  $t_{PLZ}$  is measured at  $V_{OL}$  + 0.3 V.

Figure 2. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 2011–2016, Texas Instruments Incorporated

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

LOW- AND HIGH-LEVEL ENABLING



## 8 Detailed Description

#### 8.1 Overview

The SN74AHC1G09 device contains one open-drain positive-AND gate with a maximum sink current of 8 mA. A wide operating range of 2 V to 5.5 V enables this device to be used in many different systems, and a low  $t_{pd}$  qualifies this device to be used in high-speed applications.

## 8.2 Functional Block Diagram



### 8.3 Feature Description

The wide operating voltage range of 2 V to 5 V allows the SN74AHC1G09 to be used in systems with many different voltage rails. In addition, the voltage tolerance on the output allows the device to be used for inverting up-translation or down-translation. The device is also equipped with Schmitt-trigger inputs, which increase the ability of the device to reject noise.

#### 8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74AHC1G09.

**Table 1. Function Table** 

INP	OUTPUT	
Α	В	Y
Н	Н	H(Z)
L	Х	L
Х	L	L



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The SN74AHC1G09 is used in the following example in a basic power sequencing configuration. Power sequencing is often used in applications that require a processor or other delicate device with specific voltage timing requirements in order to protect the device from malfunctioning.

## 9.2 Typical Application




Figure 3. Typical Application Diagram

### 9.2.1 Design Requirements

This device uses CMOS technology. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - Rise time and fall time specifications. See (Δt/ΔV) in Recommended Operating Conditions.
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in Recommended Operating Conditions.
  - Inputs are overvoltage-tolerant, allowing them to go as high as (V<sub>I</sub> maximum) in Recommended Operating
     Conditions at any valid V<sub>CC</sub>.

#### 2. Absolute Maximum Conditions:


- Load currents should not exceed (I<sub>O</sub> maximum) per output and should not exceed (Continuous current through V<sub>CC</sub> or GND) total current for the part. These limits are located in *Absolute Maximum Ratings*.
- Outputs should not be pulled above V<sub>CC</sub>.

Submit Documentation Feedback



## **Typical Application (continued)**

#### 9.2.3 Application Curve



 $V_{CC} = 5 \text{ V}, \text{ Load} = 50 \Omega / 50 \text{ pF}$ 

Figure 4. I<sub>CC</sub> vs Input Voltage

## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F capacitor is recommended; if there are multiple  $V_{CC}$  pins then a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 11 Layout

#### 11.1 Layout Guidelines

When using multiple bit logic devices, inputs must not ever float. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used, or only 3 of the 4 buffer gates are used). Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

The following are the rules that must be observed under all circumstances:

- All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating.
- The logic level that should be applied to any particular unused input depends on the function of the device.
   Generally they will be tied to GND or V<sub>CC</sub>, whichever make more sense or is more convenient.

## 11.2 Layout Example



Figure 5. Layout Diagram



## 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

- Introduction to Logic, SLVA700
- Implications of Slow or Floating CMOS Inputs, SCBA004

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



## PACKAGE OPTION ADDENDUM

10-Aug-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74AHC1G09DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-55 to 125	(A093 ~ A09G)	Samples
SN74AHC1G09DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	(AJ3 ~ AJG)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

10-Aug-2016

In no event shall	TI's liability arising	out of such informatio	n exceed the total pur	chase price of the T	I part(s) at issue in this	s document sold by TI	to Customer on an annual basis.	

PACKAGE MATERIALS INFORMATION

www.ti.com 11-May-2017

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC1G09DBVR	SOT-23	DBV	5	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74AHC1G09DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1G09DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHC1G09DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

www.ti.com 11-May-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC1G09DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AHC1G09DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AHC1G09DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AHC1G09DCKR	SC70	DCK	5	3000	180.0	180.0	18.0

# DCK (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



# DCK (R-PDSO-G5)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4073253/P







## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC MO-178.





NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.







## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC MO-178.





NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.