



#### FEATURES

- Output Voltage Translation Tracks V<sub>CC</sub>
- Supports Mixed-Mode Signal Operation on All Data I/O Ports
  - 5-V Input Down to 3.3-V Output Level Shift With 3.3-V V<sub>CC</sub>
  - 5-V/3.3-V Input Down to 2.5-V Output Level Shift With 2.5-V  $\rm V_{\rm CC}$
- 5-V-Tolerant I/Os, With Device Powered Up or Powered Down
- Bidirectional Data Flow With Near-Zero
  Propagation Delay
- Low ON-State Resistance (r<sub>on</sub>) Characteristics (r<sub>on</sub> = 5 Ω Typ)
- Low Input/Output Capacitance Minimizes Loading (C<sub>io(OFF)</sub> = 5 pF Typ)
- Data and Control Inputs Provide Undershoot Clamp Diodes

- Low Power Consumption (I<sub>CC</sub> = 20 μA Max)
- V<sub>cc</sub> Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0- to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Performance Tested Per JESD 22

   2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
- Supports Digital Applications: Level Translation, USB Interface, Bus Isolation
- Ideal for Low-Power Portable Equipment





See mechanical drawings for dimensions.

## **DESCRIPTION/ORDERING INFORMATION**

The SN74CB3T1G125 is a high-speed TTL-compatible FET bus switch with low ON-state resistance ( $r_{on}$ ), allowing for minimal propagation delay. The device fully supports mixed-mode signal operation on all data I/O ports by providing voltage translation that tracks V<sub>CC</sub>. The SN74CB3T1G125 supports systems using 5-V TTL, 3.3-V LVTTL, and 2.5-V CMOS switching standards, as well as user-defined switching levels (see Figure 1).

The SN74CB3T1G125 is a 1-bit bus switch with a single ouput-enable ( $\overline{OE}$ ) input. When  $\overline{OE}$  is low, the bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When  $\overline{OE}$  is high, the bus switch is OFF, and a high-impedance state exists between the A and B ports.

#### **ORDERING INFORMATION**

| T <sub>A</sub> | PACKA              | GE <sup>(1)</sup> | ORDERABLE PART NUMBER | TOP-SIDE MARKING <sup>(2)</sup> |  |  |
|----------------|--------------------|-------------------|-----------------------|---------------------------------|--|--|
| 40°C to 95°C   | SOT (SOT-23) – DBV | Reel of 3000      | SN74CB3T1G125DBVR     | W25_                            |  |  |
| –40°C to 85°C  | SOT (SC-70) – DCK  | Reel of 3000      | SN74CB3T1G125DCKR     | WM_                             |  |  |

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


(2) The actual top-side marking has one additional character that designates the assembly/test site.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCDS150A-OCTOBER 2003-REVISED SEPTEMBER 2006

### **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**



NOTE A: If the input high voltage ( $V_{IH}$ ) level is greater than or equal to  $V_{CC} - 1$  V, and less than or equal to 5.5 V, then the output high voltage ( $V_{OH}$ ) level will be equal to approximately the  $V_{CC}$  voltage level.

#### Figure 1. Typical DC Voltage Translation Characteristics


This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### **FUNCTION TABLE**


|   | INPUT/OUTPUT<br>A | FUNCTION        |
|---|-------------------|-----------------|
| L | В                 | A port = B port |
| н | Z                 | Disconnect      |

#### LOGIC DIAGRAM (POSITIVE LOGIC)



SCDS150A-OCTOBER 2003-REVISED SEPTEMBER 2006

#### SIMPLIFIED SCHEMATIC, EACH FET SWITCH (SW)



(1) Gate voltage (V<sub>G</sub>) is equal to approximately V<sub>CC</sub> + V<sub>T</sub> when the switch is ON and  $V_I > V_{CC} + V_T$ . (2) EN is the internal enable signal applied to the switch.

# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

|                   |   |                                      |  | MIN  | MAX  | UNIT  |
|-------------------|---|--------------------------------------|--|------|------|-------|
| V <sub>CC</sub>   | Supply voltage range                          |                                      |  | -0.5 | 7    | V     |
| V <sub>IN</sub>   | Control input voltage range <sup>(2)(3)</sup> | nput voltage range <sup>(2)(3)</sup> |  |      |      | V     |
| V <sub>I/O</sub>  | Switch I/O voltage range <sup>(2)(3)(4)</sup> |                                      |  | -0.5 | 7    | V     |
| I <sub>IK</sub>   | Control input clamp current                   | V <sub>IN</sub> < 0                  |  |      | -50  | mA    |
| I <sub>I/OK</sub> | I/O port clamp current                        | current V <sub>I/O</sub> < 0         |  |      | -50  | mA    |
| I <sub>IO</sub>   | ON-state switch current <sup>(5)</sup>        |                                      |  |      | ±128 | mA    |
|                   | Continuous current through $V_{CC}$ or GND    |                                      |  |      | ±100 | mA    |
| 0                 | Deckage thermal impedance (6)                 | DBV package                          |  |      | 206  | °C/W  |
| $\theta_{JA}$     | Package thermal impedance <sup>(6)</sup>      | DCK package                          |  |      | 252  | -0/10 |
| T <sub>stg</sub>  | Storage temperature range                     |                                      |  | -65  | 150  | °C    |

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings (1) only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to ground, unless otherwise specified. (2)

(3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(4)  $V_I$  and  $V_O$  are used to denote specific conditions for  $V_{I/O}$ .

(5)

 $I_{I}$  and  $I_{O}$  are used to denote specific conditions for  $I_{I/O}$ . The package thermal impedance is calculated in accordance with JESD 51-7. (6)

#### Recommended Operating Conditions<sup>(1)</sup>

|                  |                                  |  | MIN | MAX | UNIT |
|------------------|----------------------------------|--|-----|-----|------|
| $V_{CC}$         | Supply voltage                   |  | 2.3 | 3.6 | V    |
| V                |                                  | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | 1.7 | 5.5 | V    |
| V <sub>IH</sub>  | High-level control input voltage | $V_{CC} = 2.7 V \text{ to } 3.6 V$         | 2   | 5.5 | v    |
| V                | Low level control input voltogo  | $V_{CC}$ = 2.3 V to 2.7 V                  | 0   | 0.7 | V    |
| V <sub>IL</sub>  | Low-level control input voltage  | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | 0   | 0.8 | v    |
| V <sub>I/O</sub> | Data input/output voltage        |  | 0   | 5.5 | V    |
| T <sub>A</sub>   | Operating free-air temperature   |  | -40 | 85  | °C   |

(1) All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCDS150A-OCTOBER 2003-REVISED SEPTEMBER 2006

#### Electrical Characteristics<sup>(1)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

| PAR                            | AMETER         | TEST CONDITIONS   |  | MIN | TYP <sup>(2)</sup> | MAX  | UNIT |  |
|--------------------------------|----------------|---|--|-----|--------------------|------|------|--|
| V <sub>IK</sub>                |                | $V_{CC} = 3 V, I_{I} = -18 mA$                                    |  |     |                    | -1.2 | V    |  |
| V <sub>OH</sub>                |                | See Figure 3 and Figure 4   |  |     |                    |      |      |  |
| I <sub>IN</sub>                | Control inputs | $V_{CC}$ = 3.6 V, $V_{IN}$ = 3.6 V to 5.5 V or GND                | V <sub>CC</sub> = 3.6 V, V <sub>IN</sub> = 3.6 V to 5.5 V or GND |     |                    |      |      |  |
|                                |                | V <sub>CC</sub> = 3.6 V,  | $V_{I} = V_{CC} - 0.7 \text{ V} \text{ to } 5.5 \text{ V}$       |     |                    | ±20  |      |  |
| I <sub>I</sub>                 |                | Switch ON,  | $V_{\rm I}$ = 0.7 V to $V_{\rm CC}$ – 0.7 V                      |     |                    | -40  | μA   |  |
|                                |                | $V_{IN} = V_{CC} \text{ or } GND$                                 | V <sub>I</sub> = 0 to 0.7 V                                      |     |                    | ±5   |      |  |
| I <sub>OZ</sub> <sup>(3)</sup> |                | $V_{CC}$ = 3.6 V, $V_{O}$ = 0 to 5.5 V, $V_{I}$ = 0, Switch OFF   |  |     | ±10                | μA   |      |  |
| I <sub>off</sub>               |                | $V_{CC} = 0, V_{O} = 0$ to 5.5 V, $V_{I} = 0$                     |  |     | 10                 | μA   |      |  |
|                                |                | $V_{CC} = 3.6 \text{ V}, I_{UC} = 0,$                             | V <sub>I</sub> = V <sub>CC</sub> or GND                          |     |                    | 20   |      |  |
| ICC                            |                | Switch ON or $OFF$ , $V_{IN} = V_{CC}$ or GND                     | V <sub>I</sub> = 5.5 V   |     |                    | 20   | μA   |  |
| $\Delta I_{CC}^{(4)}$          | Control inputs | $V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ – 0.6 V, Ot        | her inputs at V <sub>CC</sub> or GND                             |     |                    | 300  | μΑ   |  |
| C <sub>in</sub>                | Control inputs | $V_{CC} = 3.3 \text{ V}, V_{IN} = V_{CC} \text{ or GND}$          |  |     | 3                  |      | pF   |  |
| C <sub>io(OFF)</sub>           |                | $V_{CC}$ = 3.3 V, $V_{I/O}$ = 5.5 V, 3.3 V, or GND, Switch        | OFF, $V_{IN} = V_{CC}$ or GND                                    |     | 5                  |      | pF   |  |
|                                |                | $V_{CC} = 3.3 \text{ V}$ , Switch ON,                             | V <sub>I/O</sub> = 5.5 V or 3.3 V                                |     | 4                  |      |      |  |
| C <sub>io(ON)</sub>            |                | $V_{IN} = V_{CC}$ or GND  | V <sub>I/O</sub> = GND   |     | 12                 |      | pF   |  |
|                                |                | $V_{CC} = 2.3 \text{ V}, \text{ TYP at } V_{CC} = 2.5 \text{ V},$ | I <sub>O</sub> = 24 mA   |     | 5                  | 8    |      |  |
|                                |                | $V_{I} = 0$   | I <sub>O</sub> = 16 mA   |     | 5                  | 8    | 0    |  |
| r <sub>on</sub> <sup>(5)</sup> |                |   | I <sub>O</sub> = 64 mA   |     | 5 7                |      | Ω    |  |
|                                |                | $V_{CC} = 3 V, V_{I} = 0$   | I <sub>O</sub> = 32 mA   |     | 5                  | 7    |      |  |

(1)  $V_{IN}$  and  $I_{IN}$  refer to control inputs.  $V_I$ ,  $V_O$ ,  $I_I$ , and  $I_O$  refer to data pins. (2) All typical values are at  $V_{CC} = 3.3$  V (unless otherwise noted),  $T_A = 25^{\circ}$ C. (3) For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current.

 (4) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.
 (5) Measured by the voltage drop between A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

#### **Switching Characteristics**


over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

| PARAMETER                      | FROM<br>(INPUT) | TO<br>(OUTPUT) | V <sub>CC</sub> =<br>± 0.2 |      | V <sub>CC</sub> = 3<br>± 0.3 | UNIT |    |
|--------------------------------|-----------------|----------------|----------------------------|------|------------------------------|------|----|
|                                | (INFOT)         | (001F01)       | MIN                        | MAX  | MIN                          | MAX  |    |
| t <sub>pd</sub> <sup>(1)</sup> | A or B          | B or A         |                            | 0.15 |                              | 0.25 | ns |
| t <sub>en</sub>                | ŌĒ              | A or B         | 1                          | 7.5  | 1                            | 6.5  | ns |
| t <sub>dis</sub>               | ŌĒ              | A or B         | 1                          | 5.5  | 1                            | 6    | ns |


(1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

SCDS150A-OCTOBER 2003-REVISED SEPTEMBER 2006

#### PARAMETER MEASUREMENT INFORMATION



| TEST                               | V <sub>cc</sub>   | S1   | R                            | V,                           | <b>C</b> <sub>L</sub> | V                |
|------------------------------------|---|--|------------------------------|------------------------------|-----------------------|------------------|
| t <sub>pd(s)</sub>                 | $\begin{array}{c} 2.5 \ V \pm 0.2 \ V \\ 3.3 \ V \pm 0.3 \ V \end{array}$ | Open<br>Open                               | <b>500</b> Ω<br><b>500</b> Ω | 3.6 V or GND<br>5.5 V or GND | 30 pF<br>50 pF        |                  |
| t <sub>PLZ</sub> /t <sub>PZL</sub> | $\begin{array}{c} 2.5 \ V \pm 0.2 \ V \\ 3.3 \ V \pm 0.3 \ V \end{array}$ | 2 x V <sub>cc</sub><br>2 x V <sub>cc</sub> | <b>500</b> Ω<br><b>500</b> Ω | GND<br>GND                   | 30 pF<br>50 pF        | 0.15 V<br>0.15 V |
| t <sub>PHZ</sub> /t <sub>PZH</sub> | $\begin{array}{c} 2.5 \ V \pm 0.2 \ V \\ 3.3 \ V \pm 0.3 \ V \end{array}$ | Open<br>Open                               | 500 Ω<br>500 Ω               | 3.6 V<br>5.5 V               | 30 pF<br>50 pF        | 0.15 V<br>0.15 V |



- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t  $\leq$  2.5 ns,
- t, ≤ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{_{PZL}}$  and  $t_{_{PZH}}$  are the same as  $t_{_{en}}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd(s)}$ . The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch nd the specified load capacitance, when driven by an ideal voltage source (zero output impedance). H. All parameters and waveforms are not applicable to all devices.

#### Figure 2. Test Circuit and Voltage Waveforms



**TYPICAL CHARACTERISTICS** 




Figure 3. Data Output Voltage vs Data Input Voltage

SCDS150A-OCTOBER 2003-REVISED SEPTEMBER 2006

#### **TYPICAL CHARACTERISTICS**




Figure 4. V<sub>OH</sub> Values



#### **PACKAGING INFORMATION**

| Orderable Device  | Status        | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan                          | Lead/Ball Finish  | MSL Peak Temp             | Op Temp (°C) | Device Marking    | Samples |
|-------------------|---------------|--------------|--------------------|------|----------------|-----------------------------------|-------------------|---------------------------|--------------|-------------------|---------|
| 74CB3T1G125DBVRE4 | (1)<br>ACTIVE | SOT-23       | DBV                | 5    | 3000           | (2)<br>Green (RoHS<br>& no Sb/Br) | (6)<br>CU NIPDAU  | (3)<br>Level-1-260C-UNLIM | -40 to 85    | (4/5)<br>W25F     | Samples |
| 74CB3T1G125DBVRG4 | ACTIVE        | SOT-23       | DBV                | 5    | 3000           | Green (RoHS<br>& no Sb/Br)        | CU NIPDAU         | Level-1-260C-UNLIM        | -40 to 85    | W25F              | Samples |
| 74CB3T1G125DCKRG4 | ACTIVE        | SC70         | DCK                | 5    | 3000           | Green (RoHS<br>& no Sb/Br)        | CU NIPDAU         | Level-1-260C-UNLIM        | -40 to 85    | (WM5 ~ WMF ~ WMR) | Samples |
| SN74CB3T1G125DBVR | ACTIVE        | SOT-23       | DBV                | 5    | 3000           | Green (RoHS<br>& no Sb/Br)        | CU NIPDAU   CU SN | Level-1-260C-UNLIM        | -40 to 85    | (W25F ~ W25R)     | Samples |
| SN74CB3T1G125DCKR | ACTIVE        | SC70         | DCK                | 5    | 3000           | Green (RoHS<br>& no Sb/Br)        | CU NIPDAU         | Level-1-260C-UNLIM        | -40 to 85    | (WM5 ~ WMF ~ WMR) | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

25-Oct-2016

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74CB3T1G125 :

Automotive: SN74CB3T1G125-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal<br><b>Device</b> | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| 74CB3T1G125DBVRG4                            | SOT-23          | DBV                | 5 | 3000 | 178.0                    | 9.0                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| SN74CB3T1G125DBVR                            | SOT-23          | DBV                | 5 | 3000 | 180.0                    | 8.4                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| SN74CB3T1G125DBVR                            | SOT-23          | DBV                | 5 | 3000 | 178.0                    | 9.0                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| SN74CB3T1G125DCKR                            | SC70            | DCK                | 5 | 3000 | 178.0                    | 9.0                      | 2.4        | 2.5        | 1.2        | 4.0        | 8.0       | Q3               |

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

3-Aug-2017



\*All dimensions are nominal

| Device            | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| 74CB3T1G125DBVRG4 | SOT-23       | DBV             | 5    | 3000 | 180.0       | 180.0      | 18.0        |
| SN74CB3T1G125DBVR | SOT-23       | DBV             | 5    | 3000 | 202.0       | 201.0      | 28.0        |
| SN74CB3T1G125DBVR | SOT-23       | DBV             | 5    | 3000 | 180.0       | 180.0      | 18.0        |
| SN74CB3T1G125DCKR | SC70         | DCK             | 5    | 3000 | 180.0       | 180.0      | 18.0        |

## DBV 5

# **GENERIC PACKAGE VIEW**

# SOT-23 - 1.45 mm max height SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **PACKAGE OUTLINE**

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-178.



# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Board assembly site may have different recommendations for stencil design.



<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **PACKAGE OUTLINE**

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-178.



# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Board assembly site may have different recommendations for stencil design.



<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AA.



## LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated